1989

Philips Components

technical handbook

Book 4

Integrated circuits

Part IC05

Advanced Low-power Schottky (ALS) logic series

1989



ADVANCED LOW-POWER SCHOTTKY (ALS) LOGIC SERIES

Preface	ii
Product status	i
Contents	,
Introduction	vi
Ordering information	ix
Section 1 — Function Selection Guide Function Selection Guide	1-3
Section 2 — Quality and Reliability Quality and Reliability	2-3
Section 3 — Circuit Characteristics	
Circuit Characteristics	3-3
Section 4 — ALS Users' Guide	
Data Sheet Specification Guide Design Considerations	
Section 5 — 74ALS Series Data Sheets	
Index Data Sheets	5-1 5-3
Section 6 — ALS Application Note	
Index	6-1
AN203 Test Fixtures for High-Speed Logic	6-3
Section 7 — Surface Mounted ICs Surface Mounted ICs	7-3
Section 8 — Package Outlines	
Index Package Outlines	

Signetics reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software; described or contained herein in order to improve design and/or performance. Signetics assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Signetics makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Signetics Products are not designed for use in life support appliances, devices, or systems where malfunction of a Signetics Product can reasonably be expected to result in a personal injury. Signetics customers using or selling Signetics' Products for use in such applications do so at their own risk and agree to fully indemnify Signetics for any damages resulting from such improper use or sale.

Signetics registers eligible circuits under the Semiconductor Chip Protection Act.

© Copyright 1988 Signetics Company a division of North American Philips Corporation

All rights reserved.

Preface

Signetics would like to thank you for your interest in our ALS Product Family. Advanced Low-Power Schottky (ALS) can provide a system designer with enhanced speed and power performance, improved system reliability, and pin-for-pin compatibility with existing LSTTL.

Each data sheet contained in this data manual is designed to stand alone and reflect the latest DC and AC specifications for a particular device. Each 74ALS product is specified over a 10% V_{cc} range, for both AC and DC parameters.

This data manual includes:

- A Function Selection Guide
- A Circuit Characteristics Section
- A Users' Guide
- An application note covering Test Fixtures for High-Speed Logic
- A section on Surface Mounted ICs
- A section on Package Outlines

In addition to ALS, Signetics offers the broadest line of commercially available Logic Products, spanning a wide speed/power spectrum from ECL (100K/10K) to TTL (74, 74LS, 74S, 74F, 8T and 8200) to CMOS (4000 Series, 74HC/HCT, 74AC/ACT). Information on these product lines is also available from your nearest Signetics Sales Office, sales representative, or authorized distributor.

Product Status

DEFINITIONS				
Data Sheet Identification	Product Status	Definition		
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product develop- ment. Specifications may change in any manner without notice.		
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data and supplementary data will be published at a later date. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.		
Product Specification	Full Production	This data sheet contains Final Specifica- tions. Signetics reserves the right to make changes at any time without notice in or- der to improve design and supply the best possible product.		

Contents

Product Status	h
Introduction	vi
Ordering information	b
Section 1 - Indices Function Selection Guid	• ····································
Section 2 - Quality And Reli Quality and Reliability	
Section 3 - Circuit Character Circuit Characteristics	latics
Section 4 - ALS Users' Guid Data Sheet Specification	Guide
Section 5 - 74ALS Series Da	e Sheets
74ALS00A	Quad 2-Input NAND Gates5-
74ALS02	Quad 2-Input NOR Gates
74ALS04B	Hex Inverters
74ALS08	Quad 2-Input AND Gates
74ALS10A	Triple 3-Input NAND Gates
74ALS11A	Triple 3-Input AND Gates
74ALS20A	Dual 4-Input NAND Gates
74ALS27	Triple 3-Input NOR Gates 5-2
74ALS30A	8-Input NAND Gate
74ALS32	Quad 2-Input OR Gates
74ALS38A	Quad Two-Input NAND Buffer (Open Collector)
74ALS74A	Dual D-Type Flip-Flops with Set and Reset
74ALS86	Quad 2-Input Exclusive-Or Gates 5-4
74ALS109A	Dual JK Positive Edge—Triggered Flip—Flops with Set and Reset
74ALS109A	Dual IX Negative Edge - Inggered File Files
74ALS138	Dual JK Negative Edge-Triggered Flip-Flop
74ALS139	1-of-8 Decoder/Demultiplexer
74ALS139 74ALS151	Dual 1-of-4 Decoder/Demultiplexer
74ALS151	8-Input Multiplexer
74ALS153 74ALS157/	Dual 4-Input Multiplexer
74ALS157/ 74ALS158	Quad 2-Input Data Selector/Multiplexer, NINV
	Quad 2-Input Data Selector/Multiplexer, INV
74ALS161B/	4-Bit Binary Counter, Asynchronous Reset
74ALS163B	4-Bit Binary Counter, Synchronous Reset
74ALS164	8-Bit Serial-In Parallel-Out Shift Register
74ALS174	Hex D Flip—Flops
74ALS175	Quad D Flip-Flops
74ALS191	Up/Down Binary Counter with Reset and Ripple Clock
74ALS193	Synchronous Presettable 4-Bit Binary Counter with Separate Up/Down Clocks 5-10
74ALS240A/240A-1	Octal Inverter Buffer (3-State)
74ALS241A/241A-1	Octal Buffer (3-State)
74ALS244A/244A-1	Octal Buffer (3-State)

Contents

74ALS245A/245A-1	Octal Bus Transceivers (3-State)	19
74ALS251	8-Input Multiplexer (3-State)	
74ALS253	Dual 4-Input Multiplexer (3-State)	
74ALS257/	Quad 2-Input Data Selector/Multiplexer, NINV (3-State)	
74ALS258	Quad 2-Input Data Selector/Multiplexer, INV (3-State)	
74ALS273	Octal D Flip-Flop5-1	37
74ALS373/	Octal Transparent Latch (3-State)	
74ALS374	Octal D Flip-Flop (3-State)	
74ALS377	Octal D Flip-Flop with Enable	49
74ALS543/543-1/	Octal Registered Transceiver, NINV (3-State)	54
74ALS544/544-1	Octal Registered Transceiver, INV (3-State)	
74ALS563A/	Octal Tansparent Latch, INV (3-State)	
74ALS564A	Octal D Flip-Flop, INV (3-State)	
74ALS573B/	Octal Transparent Latch (3-State)	
74ALS574A	Octal D Flip-Flop (3-State)	68
74ALS620A/620A-1/	Octal Bus Transceiver, INV (3-State)	
74ALS623A/623A-1	Octal Bus Transceiver, NINV (3-State)	
74ALS645A/645A-1	Octal Bus Transceivers (3-State)	
74ALS646/646-1/	Octal Transceiver/Register, NINV (3-State)	85
74ALS648/6481	Octal Transceiver/Register, INV (3-State)	
74ALS651/651-1/	Octal Transceiver/Register, INV (3-State)	
74ALS652/652-1	Octal Transceiver/Register, NINV (3-State)	
Section 6 - Test Fixtures f	or High-Speed Logic	
		-3
		-
Section 7 - Surface Mount	ed ICs	
Solution modified ics	***************************************	-3
Section 8 – Package Outli	108	
	Plastic Packages	
Package Outlines for	Hermetic CERDIP	
. D	Plastic Small Outline	
"N	Plastic Standard Puel In-1 ine	

74ALS TTL Introduction

ADVANCED LOW-POWER SCHOTTKY PRODUCTS

FEATURES

- 5ns propagation delays
- 1.2 mW/gate power dissipation
- Guaranteed AC performance over temperature and extended V_{cc}
 Range: 5V ± 10%
- High-impedance PNP base input structure for reduced bus loading in Low state
- Standard TTL functions and pinouts
- Replacement for LS types are 1/2 the power and twice the speed.
- 2KV ESD Protection

PRODUCT DESCRIPTION

Signetics has combined advanced oxideisolated fabrication techniques with standard TTL functions to create it's ALS product line. Low input loading allows the user to mix LS, FAST and HCMOS in the same system without the need for translators and restrictive fanout requirements.

ALS circuits are pin-for-pin replacements for LS types, but offer dissipation 2 to 3 times lower, and higher operating speeds. Existing systems can achieve much lower power and improved performance by replacing the LS types with the corresponding ALS devices.

The input structure provides better noise

immunity due to higher thresholds, while the oxide-isolation and new circuit techniques create devices that have less variation with temperature or supply voltage than existing TTL logic families. Signetics guarantees all AC parameters under realistic system conditions – across the supply voltage spread and the temperature range, and with heavy 50_nF output loads.

Clamping diodes have been added to both the inputs and outputs to prevent negative overshoots. High input breakdown voltages allow unused inputs to be tied directly to V_{cc} without pull up resistors.

Multiple sources and a family of powerful circuits make Signetics ALS a wise TTL choice.




Figure 1. The Speed/Power Spectrum




Figure 2. Basic ALS Gate




Figure 3. Transfer Functions At Room Temperature




Figure 4. Propagation Delay VS Load Capacitance




Figure 6. Fall Time VS Load Capacitance




Figure 5. Output LOW Characteristics





Figure 7. Output HIGH Characteristics

Ordering Information

Signetics commercial ALS products are generally available in both standard dual-in-line and surface mounted options. The ordering code specifies temperature range, device number, and package style as shown below. For commercial products, the standard temperature range is 0–70°C. Available package options are shown on individual data sheets in the "Ordering Information Table". For surface mounted devices, the SO plastic dual-in-line package is supplied up to and including 28 pins. Above 28 pins, the plastic leaded chip carrier is utilized.

A wide variety of functions and package options is available for military products. Information on military products is available from the nearest Signetics sales office, sales representative, or authorized distributor. The Signetics Military Products Data Manual contains specifications, Package, and Ordering Information for all military—grade products.

ORDERING CODE EXAMPLES



TEMPERATURE RANGE	DEVICE NUMBER	PACKAGE STYLE	
Commercial Range 0°C to 70°C	74ALSXXX	N = Plastic DIP D = Plastic SO DIP (surface mounted) A = Plastic Leaded Chip Carrier	
Military Range -55°C to 125°C	See Military Products Data Manual		



Section 1 Function Selection Guide



Function Selection Guide

GATES

FUNCTION	DEVICE NUMBER	PINS
INVERTERS Hex Inverters	74ALS04B	14
NAND Quad 2-Input Triple 3-Input Dual 4-Input 8-Input Quad 2-Input NAND, OC	74ALSOOA 74ALS10A 74ALS20A 74ALS20A 74ALS38A	14 14 14 14
NOR Clued 2-Input Triple 3-Input	74ALS02 74ALS27	14 14
AND Quad 2-Input Triple 3-Input	74ALS08 74ALS11A	14 14
OR Qued 2-Input	74ALS32	14
EXCLUSIVE-OR Quad 2-input	74ALS86	14

FLIP--FLOP

FUNCTION	DEVICE NUMBER	PINS	CLOCK EDGE	INV	NINV
D	74ALS74A	14	7	×	×
JK ·	74ALS109A	16		×	×
JK .	74ALS112A	16	ı ı	×	×
Qued D	74ALS175	16		×	×
Hex D	74ALS174	16			X - 1
Octal D	74ALS273	20			X
Octal D, with Enable	74ALS377	20			×
Octal D, 3-State	74ALS374	20			×
Octal D, 3-State	74ALS564A	20	· ·	×	
Octal D, 3-State	74ALS574A	20			X

Function Selection Guide

LATCHES

FUNCTION	DEVICE NUMBER	PINS	NINV	INV	3-STATE
Octal	74ALS373	20	X		Y
8-Bit Transparent	74ALS563A	20		¥	Î
8-Bit Transparent	74ALS573B	20	х	•	l Ç

MULTIPLEXERS/ENCODERS

FUNCTION	DEVICE NUMBER	PINS	NINV	INV	3-STATE
Dual 4-Input	74ALS153	16	х		- COLLIE
Dual 4-Input	74ALS253	16	x		Į.
Quad 2-input	74ALS157	14	x		
Quad 2-Input	74ALS158	14	"	x	[
Quad 2-Input	74ALS257	16	x	^	×
Quad 2-Input	74ALS258	16		x	1
8-Input	74ALS151	16	×	x	X
8-Input	74ALS251	16	x	X	×

DEMULTIPLEXERS/DECODERS

FUNCTION	DEVICE NUMBER	PINS
Dual 1-of-4	74ALS139	16
1-of-8	74ALS138	16

BUFFERS

DEVICE NUMBER	PINS	NINV/INV	3-STATE OPEN COLLECTOR
74ALS240A/240A-1	20	INV	3State
74ALS241A/241A-1	20	1	3-State
74ALS244A/244A-1	20		3-State
	74ALS240A/240A-1 74ALS241A/241A-1	74ALS240A/240A-1 20 74ALS241A/241A-1 20	74ALS240A/240A-1 20 INV 74ALS241A/241A-1 20 NINV

SHIFT REGISTERS

BITS	SERIAL IN	PARALLEL IN	SERIAL OUT	PARALLEL OUT	DEVICE NUMBER	CLOCK
8	х			х	74ALS164	

Function Selection Guide

COUNTERS

DEVICE NUMBER	PINS	TYPE	PRESETTA- BLE	PARALLEL ENTRY	EDGE
74ALS161B	16	BCD	х	S	
74ALS163B	16	BCD	x	s	
74ÅLS191	16	BCD	x	A	
74ALS193	16	BCD	x	A	
	74ALS161B 74ALS163B 74ALS191	74ALS161B 16 74ALS163B 16 74ALS191 16	74ALS161B 16 BCD 74ALS163B 16 BCD 74ALS191 16 BCD	74ALS161B 16 BCD X 74ALS163B 16 BCD X 74ALS191 16 BCD X	DEVICE NUMBER PINS TYPE BLE ENTRY 74ALS161B 16 BCD X S 74ALS163B 16 BCD X S 74ALS191 16 BCD X A

TRANSCEIVERS

FUNCTION	DEVICE NUMBER	PINS	NINV/INV	3-STATE OPEN COLLECTOR
Octal Transceiver	74ALS245A/245A-1	20	NINV	3-State
Octal Transceiver	74ALS645A/645A-1	20	VNIN	3-State
Octal Transceiver	74ALS620A/620A-1	20	INV	3-State
Octal Transceiver	74ALS623A/623-1	20	NINV	3-State
Octal Latched Transceiver	74ALS543/543-1	24	NINV	3-State
Octal Latched Transceiver	74ALS544/544-1	24	INV	3-State
Octal Transceiver/Register	74ALS646/6461	24	NINV	3-Sate
Octal Transceiver/Register	74ALS648/648-1	24	INV	3-State
Octal Transceiver/Register	74ALS651/651~1	24	INV	3-State
Octal Transceiver/Register	74ALS652/652-1	24	NINV	3-State

Section 2 Quality And Reliability



Quality And Reliability

SIGNETICS' OUALITY PROGRAM

In 1979, Signetics recognized that quality was becoming a major competitive issue, not only in the semiconductor business, but also in other industries. Increases in the volume of products imported from the Far East (steel, automobiles, and consumer electronics) sent strong signals that new competitive forces were at work.

Signetics quickly began to investigate a variety of quality programs. The company realized that quality improvement would require a contribution from all employees. Management commitment and participation, however, was recognized as the primary prerequisite for this program to work successfully. Resources required for the resolution of defects were under management control.

In 1980, Signetics developed a program which focused on quality management. Rearranging previous quality control philosophies, Signetics developed a decentralized, distributed quality organization and simultaneously installed a quality improvement process based on the 14-Step improvement program advocated by Phil Crosby. The process was formally begun company-wide in 1981.

Since then, substantial progress has been made in every aspect of Signetics' operations. From incoming raw material conformance to improvements in administrative clerical errors — every department and individual is involved and striving for Zero Defects. Zero Accept sampling plans and Zero Defects warranties are evidence of Signetics' ongoing commitment and progress in quality.

Today, Signetics' quality improvement process has had a far-reaching impact on all aspects of our business. Signetics provides its customers with products of refined electrical and mechanical quality. And through continual use and modification of the Crosby program, Signetics is providing itself with a well-defined method of managing ongoing improvement efforts.

SIGNETICS' ZERO DEFECTS WARRANTY

In recent years, American industry has demanded increased product quality of its IC suppliers in order to meet growing international competitive pressure. As a result of this quality focus, it is becoming clear that what was once thought to be unattainable — Zero Defects — is, in fact, achievable.

Signetics offers a Zero Defects Warranty which states that it will take back an entire lot if a single defective part is found. This precedent setting warranty has effectively ended the IC industry's "war of the AQLs" (Acceptable Quality Levels). The ongoing efforts of IC suppliers to reduce PPM (Parts Per Million) defect levels is now a competitive customer service measure.

This intense commitment to quality provides an advantage to today's electronics OEM. That advantage can be summed up in four words: Reduced Cost of Ownership

As IC customers look beyond purchase price to the total cost of doing business with a vendor, it is apparent that a quality-conscious supplier, like Signetics, represents a viable cost reduction resource. Consistent high-quality circuits reduce requirements for expensive test equipment and personnel, and allow for smaller inventories, less rework, and fewer field failures

SIGNETICS' STATISTICAL PROCESS CONTROL (SPC)

Although application of statistics in our process development and manufacturing activities goes back to the early 1970's, the corporate-wide emphasis on Statistical Process Control (SPC) did not come about until mid-1984.

Prior to 1984, 14 full-time statisticians were active in statistical training, problem solving, general consulting, and designing experiments. However, 1984 shifted the emphasis from a sporadic and uncoordinated effort to a corporate-wide coordinated and disciplined approach to SPC.

This shift in emphasis came about for two main reasons:

Customers' realization of importance and relevance of SPC to quality and reliability issues.

A natural evolution of our four year old quality process made introduction of SPC and other related programs an inevitable event. SPC was, therefore, introduced under the quality umbrella.

The objective of the SPC program is to introduce a systematic and scientific approach to business and manufacturing activities. This approach utilizes sound statistical theory. Managers are expected to be able to turn data into information, and make decisions solely based on data (not perceptions).

The most critical and challenging aspect of implementing SPC is establishment of a discipline within the operating areas so that decision making is fundamentally based on verifiable data, and actions are documented. The other is realization of the fact that statistical tools merely point out the problems and are not solutions by themselves. The burden of action on the process is still on the implementers shoulders. In order to implement SPC effectively, three steps are continually followed:

Documenting and understanding the process, using process flow charts and component diagrams.

Establishing data collection systems, and using SPC tools to identify process problems and opportunities for improvement.


Acting on the process, and establishing guidelines to monitor and maintain process control.


Repeating steps 1-3 again.

These fundamentals are the basis of establishing Signetics' specifications and operating philosophy with respect to SPC. Signetics believes a solid foundation creates a permanent system and accelerates our quality improvement process.

SIGNETICS QUALITY PERFORMANCE

Signetics Quality Improvement Program has influenced our entire production cycle — from the purchase of raw materials to the shipment of finished product. The involvement of all areas of the company has resulted in impressive quality improvements. A traditional quality gauge is final product electrical and visual-mechanical defect levels as measured upon first submittal results at Signetics outgoing Quality Assurance gates (Figures I and II). Current product shipments routinely record below 20 PPM (Parts Per Million) electrical defect levels and 150 PPM visual-mechanical defect levels. Since Signetics utilizes zero accept sampling on all finished product inspection, any lot with one or more rejects is 100 percent re-tested.





The most meaningful measure of our product quality is how we measure up to our customers' expectations. Many customers routinely send us incoming inspection data on our products. One major mainframe manufacturer has reported zero defects in electrical, visual-mechanical, and hermeticity and has reported a 100 percent lot acceptance rate on Signetics' Standard Products products for over a year. Due to this type of performance, an increasing number of our customers are eliminating expensive incoming inspection testing and have begun implementation of Signetics' Ship-to-Stock program.

SIGNETICS' SHIP-TO-STOCK PROGRAM

Ship-to-Stock is a formal program developed at the request of our customers to help them reduce their costs by eliminating incoming test and inspection. Through close work with these customers in our quality improvement program, they became confident that our defect rates were so low that the redundancy of incoming inspections and testing was not only expensive, but unnecessary. They also saw that added component handling increased the potential of causing defects.

Ship-to-Stock is a joint program between Signetics and a customer which formally certifies specific parts to go directly into the customer's assembly line or inventory. This program was developed at the request of several major manufacturers after they had worked with us and had a chance to experience the data exchange and joint corrective action occurring as part of our quality improvement program.

Manufacturers using large volumes of ICs, those who are evaluating Just-in-Time delivery programs, or those who want to reduce or avoid high-cost incoming inspection are strongly encouraged to participate in this worthwhile program. Contact your local Signetics' sales representative for further assistance and information on how to participate in this program.

SUMMARY

The Signetics Quality Improvement Program has had a far-reaching impact on all aspects of our business. It has, of course, provided our customers with products of improved electrical and mechanical quality and has provided Signetics with a method of managing product reliability improvement to ensure that Signetics' products continue to perform as specified.

The corrective action teams that work to eliminate the cause of defects in Signetics' products are committed to producing highly reliable integrated circuits and, as demonstrated by our continually improved product reliability performance, we are well on the way to achieving our objective, ZERO DEFECTS.

RELIABILITY ASSURANCE PROGRAMS

FOCUS ON PRODUCT RELIABILITY

During the period from 1981 to 1984, continuing improvements in process and material quality had a significant impact on product reliability.

Since 1984, Signetics has intensified its efforts to markedly improve product reliability. Corporate Reliability Engineering, Division and Plant Reliability Units, Philips Research Labs-Sunnyvale, and Manufacturing Engineering work jointly on numerous improvement activities. These focused activities enhance the reliability of Signetics future products by providing improved methods for reliability assessment, increased understanding of failure physics, advanced analytical techniques, and aid in the development of materials and processes.

RELIABILITY MEASUREMENT PROGRAMS

Signetics has developed comprehensive product and process qualification programs to assure that its customers are receiving highly reliable products for their critical applications. Additionally, ongoing reliability monitoring programs, SURE III and Product Monitor, sample standard production product on a regularly established basis (see Table I below).

Table I Reliability Assurance Programs

de.

50 L 600

OSTANIA TANAN TANAN TANAN

心脏

Reliability Function	Typical Stress	Frequency
New Process Qualification	High Temperature Operating Life Biased Temperature-Humidity, Static High Temperature Storage Life Pressure Pot Temperature Cycle	Each new water fab process.
New Product Qualification	High Temperature Operating Life Biased Temperature-Humidity, Static High Temperature Storage Life Pressure Pot Temperature Cycle Electrostatic Discharge Characterization	Each new product
SURE III	High Temperature Operating Life Biased Temperature-Humidity, Static High Temperature Storage Life Pressure Pot Temperature Cycle Thermal Shock	Each fab process family, every four weeks
Product Monitor	Pressure Pot Thermal Shock	Each package type and technology family at each assembly plant, every week

DESCRIPTION OF STRESSES

SHTL - Static High Temperature Life: SHTL stressing applies static DC bias to the device. This has specific merit in detecting ionic contamination problems which require continuous uninterrupted bias to drive contaminants to the silicon surface. The voltage bias must be maintained until the devices are cooled down to room temperature from the elevated life test temperature. DHTL stressing is not as effective in detecting such problems because the bias continuously changes, intermittently generating and healing the problem. For this reason, SHTL has typically been used as the accelerated life stress for Standard Products products.

HTSL - High Temperature Storage Life: This stress exposes the parts to elevated temperatures (150°C-175°C) with no applied bias. For plastic packages, 175°C is the high end of its safe temperature region without accelerating untypical failure mechanisms. This test is intended to accelerate mechanical package-related failure mechanisms such as Gold-Aluminum bond integrity and other process instabilities.

THBS -- Biased Temperature-Humidity, Static: This accelerated temperature and humidity bias stress is performed at 85°C and 85% relative humidity (85°C/85% RH). In general, the worst case bias condition is the one which minimizes the device power dissipation and maximizes the applied voltage. Higher power dissipations tend to lower the humidity level at the chip surface and lessen the corrosion susceptibility.

TMCL — Temperature Cycling, Air-to-Air: The device is cycled between the specified upper and lower temperature without power in an air or nitrogen environment. Normal temperature extremes are -65°C and +150°C with a minimum 10 minute dwell and 5 minute transition per Mil-STD-883C, Method 1010.5, Condition C. This is a good test to measure the overall package to die mechanical compatibility, because the thermal expansion coefficients of the plastic are normally very much higher than those of the die and leadframe. However, for large die the stress may be too severe and induce failures that would not be expected in a real application.

PPOT — Pressure Pot: This stress exposes the devices to saturated steam at elevated temperature and pressure. The standard condition is 20 PSIG which occurs at a temperature of 127°C and 100% RH. The stress is used to test the moisture resistance of plastic encapsulated devices. The plastic encapsulant is not a moisture barrier and will saturate with moisture within 72 hours. Since the chip is not powered up the chip temperature and relative humidity will be the same as the autoclave once equilibrium is reached. Because the steam environment has an unlimited supply of moisture and ample temperature to catalyze thermally activated events, it is effective at detecting corrosion problems, contamination induced leakage problems, and general glassivation stability and integrity. It is also a good test for both package integrity (cracks in the package), and for die cracks (the moisture swells the plastic enough to stress the die — also the moisture causes leakage paths in the crack itself).

TMSK — Thermal Shock, Liquid-to-Liquid: Similar to TMCL, however, heating and cooling are done by immersing the units in hot and cold inert liquid. Temperature extremes are -65°C to +150°C with a minimum 5 minute dwell and less than 10 second transition per Mil-STD-883°C, Method 1011.4, Condition °C. Since heat transfer by conduction is generally much faster than by convection, the liquid-based thermal shock causes more rapid temperature changes in the part. Also, as the part is rapidly changing in temperature all its mass will not be in equilibrium and the temperature gradients across the part will produce additional mechanical stress. For chip-out under bond these factors combine to give an acceleration of 1.5X over TMCL. For ball neck break (wire creep) failures, acceleration of 10X has been observed. To date, there is no reasonable explanation for why the relative accelerations in TMCL and TMSK are so variable and dependent on the failure mechanism.

PRODUCT AND PROCESS QUALIFICATIONS

Qualification activity is centered around new products and processes and changes in products and processes. The goal is to assure that the products can meet the qualification requirements prior to general release, and on an ongoing basis to demonstrate conformance to those requirements. The nature and extent of reliability stressing required depends on the type of change and the amount of applicable reliability data available.

A full qualification may include Early Failure Rate (EFR), Intrinsic Failure Rate (IFR), and Environmental Endurance Stressing. Such stress plans are reserved for introductions or changes that involve new or untested material or processes and, as such should be subjected to the maximum reliability interrogation. This normally entails a full range of biased and unbiased temperature and humidity stresses along with thermofractional stresses.

For changes that are of limited scope, the full range of qualification stressing may not be warranted. In these instances, the nature and extent of the change is examined and only those stresses which provide a valuable measure of the change, or those which will detect potential weaknesses, are performed.

SIGNETICS' SELF-QUAL PROGRAM (SSOP)

Self-Qual is a joint program between Signetics and a customer which formally communicates Signetics' qualification activities for a new or changed product, process, or material. The Signetics Self-Qual process provides our customer's engineering groups an opportunity to participate in the development of the qualification plan. During the qualification process, customers may audit the project, and can receive interim updates of qualification progress. Upon completion, formal detailed engineering reports are provided.

The major impact to the customer comes from the reduced workload on the component engineering and qualification groups. These engineering resources generally divide their time between routine qualification activity and problem resolution on critical components. By eliminating the need to perform qualification for some of the basic vendor changes the customer component engineer can spend more of his time resolving the critical product issues. In addition, the total amount of stress hardware needed to perform qualification life tests and other environmental evaluations can be reduced, saving the customer facility costs and reducing operating expense.

Self-Qual is a no-risk proposition for the customer. Each Self-Qual proposal provides a detailed description of what we are changing and why. It includes a detailed plan of what we intend to do to establish the reliability of the products affected. If the customer wishes to have products added to the plan, or select some additional stresses, or prefers alternative stress conditions. Signetics will do everything possible to accommodate those requests. After that, if the customer is still uncomfortable with the recommended change, they are <u>under no obligation</u> to accept our data, and they may perform their own qualification program in addition to Signetics.

Customers who are interested in participating in this program should contact their local Signetics sales representative or Signetics' Corporate Reliability Engineering department directly.

SURE III RELIABILITY MONITORING PROGRAM

In order to implement an improvement program, a standard measure of performance was needed. Signetics uses the results from the SURE III Reliability Monitoring Program as its basic ongoing measure of product reliability performance. This program samples all generic families of products manufactured by Signetics, and utilizes standardized stress methods and test procedures. This system is augmented by new product and process qualification activities and infant mortality monitoring programs.

Signetics adopted a measurement philosophy based on the premise of continual improvement toward our performance standard of zero defects.

We also ingreased our standard Pressure Pot stress conditions from 15 PSIG/121°C to 20 PSIG/127°C. This reduced stress duration from 168 hours to 72 hours, and increased high volume sampling, which increased sensitivity to low defect levels.

Our standard monitoring program, SURE III, includes the following stress conditions:

High Temperature Operating Life: (SHTL)

The second of the second of the second

 $T_i \ge 150$ °C, $T_a = 125$ °C to 150°C, Bias condition = Static,

Vcc = MAX*, Duration = 1000 Hours

High Temperature Storage Life: (HTSL)

Ta = 150°C, No Bias, Duration = 1000 Hours

(HIDL)

Static Biased Temperature-

Humidity: (THBS)

Temperature = 85°C \pm 3°C, Humidity = 85% RH \pm 5%,

Bias condition = Static, Vcc = MAX*, Duration = 1000 Hours

Temperature Cycle:

(TMCL)

Condition = Air-to-Air -65 $^{\circ}$ C (+0 $^{\circ}$ C -10 $^{\circ}$ C) to

+150°C (+10°C -0°C), Dwell = 10 minutes minimum each extreme, No

bias, Duration = 1000 Cycles (plastic);

Cycles (hermetic)

Pressure Pot:

Condition = 127°C (+2°C -2°C), 20 PSIG (+0.5 -0.5 PSIG), (PPOT)

100% saturated steam, No bias, Duration = 72 Hours

Thermal Shock:

(TMSK)

Condition = Liquid-to-Liquid -65°C (+0°C -10°C) to

 $150^{\circ}\text{C} (+10^{\circ}\text{C} - 0^{\circ}\text{C})$, Dwell = 5 minutes minimum each

extreme. No bias

MOTE

* Vcc MAX is generally = Data Book Maximum Specified Vcc.

PRODUCT MONITOR

In addition to the SURE III program, each Signetics assembly plant performs Pressure Pot (20 PSIG, 127°C, 72 Hours) and Thermal Shock (-65°C to +150°C, 300 Cycles) reliability monitors on a weekly basis for each molded package type by pin count. The purpose of this program is to monitor the consistency of the assembly operations for such attributes as molding quality and die attach and wire bond integrity. These data are reported back to manufacturing operations and corporate and divisional reliability and quality assurance departments by electronic mail each week. The data from the weekly product monitor is summarized along with the SURE III program reliability data in this publication.

RELIABILITY EVALUATIONS

In addition to the product performance monitors encompassed in the SURE III program, Signetics' Corporate and Division Reliability Engineering departments sustain a broad range of evaluation and qualification activities.

Included in the engineering process are:

Evaluation and qualification of new or changed materials, assembly/wafer-fab processes and equipment, product designs, facilities, and subcontractors.

Device or generic group failure rate studies.

Advanced environmental stress development.

Failure mechanism characterization and corrective action/prevention reporting.

The environmental stresses utilized in the engineering programs are similar to those utilized for the SURE III program, however, more highly-accelerated conditions and extended durations typify these engineering projects. Additional stress systems such as biased pressure pot, power-temperature cycling, and cycle-biased temperature-humidity, are often included in some evaluation programs.

STRESS FACILITY OUALITY

Signetics quality improvement has reached all functional areas of the company, and the reliability stress laboratories are no exception. Corporate Reliability Laboratory (CRL) is one of the many areas where the benefits of the quality improvement process pays repeated dividends.

CRL utilizes stresses which accelerate failure rates hundreds to thousands of times, requiring precision and control to make reliability data meaningful. Stress loading schedules are maintained with absolute regularity and chambers are never off-line beyond scheduled loading plans. Board currents are recorded prior to and at each interval on biased stresses, and monitoring of in-oven currents is conducted daily.

Thermal modeling of both Thermal Shock and Temperature Cycling systems has been accomplished and all loads are carefully weighed to ensure that thermal ramps are consistent.

Pressure Pot and Biased Pressure Pot systems utilize microprocessor controllers, and are accurate to within 0.1 degree centigrade. Saturation is guaranteed via automatic timing circuits, and a host of fail-safe controls ensure that test groups are never damaged.

Electrostatic discharge (ESD) handling precautions are standard procedures in the laboratories, and the occurrences of devices lost, zapped, or overstressed have become almost non-existent.

•

RELIABILITY IMPROVEMENT PROGRAMS

38-1 " 10003 40

Currently, Signetics is involved in a number of reliability improvement programs intended to enhance product reliability performance. A series of activities are currently addressing failure rate reduction in thermal cycling affesses, particularly on large die. Other reliability improvement programs involve the use of Silicon Nitride and other technologically advanced passivation systems to increase the high humidity resistance of sensitive products.

Reducing early life-failures has become a major focus at Signetics. Numerous corrective action teams are in the process of establishing high volume monitors capable of accurately describing parts per million (PPM) level infant failure rates. From data produced via these monitors, improvement in wafer fabrication process and assembly process technologies are developed to minimize integrated circuit defect levels.

RELIABILITY PUBLICATIONS

Data from all of these activities is made available to all Signetics customers in a variety of publications:

PRODUCT RELIABILITY SUMMARIES and QUARTERLY UPDATES

Yearly, each Product Division's SURE III monitoring data is summarized and published in a Product Reliability Summary. Quarterly, an update is published for the data accumulated during interim periods.

SSQP - SIGNETICS SEEF-QUAL PROGRAM

In addition to the regular publications of reliability monitor results, a special program for the publication of qualification proposals and final engineering reports has been in place since January of 1984.

SMD RELIABILITY

In support of Signetics' leadership in Surface Mount Device (SMD) technology, we have published indepth studies and evaluations on the reliability of numerous combinations of SMD packages and IC process technologies. These reports cover not only the basic product performance, but also evaluate products after exposure to the unique environments created by the various SMD soldering and cleaning processes.

SPECIAL RELIABILITY REPORTS

In addition to our standard reports, special reliability evaluation results are available on a wide variety of Signetics' products and processes. Custom reports can be generated to meet specific customer needs and the most accurate failure rate estimates can be prepared for your specific system application and environment.

DATA AVAILABILITY

The previously referenced documents are available to all Signetics customers. Many are available in your local Signetics sales office, or:

Corporate Reliability Services Reliability Publications Group Department 9605, Mail Stop #34 Arques Avenue Box 3409 Sunnyvale, CA 94088-3409

where you can be placed on a standard mailing list for all documentation which meet your specific requirement(s).

SIGNETICS' MANUFACTURING FACILITIES

Signetics, as part of a multinational corporation, utilizes manufacturing facilities for wafer fabrication, package assembly, and test in three states and three overseas countries as shown in Table XII. All wafer fabrication is performed in Signetics operated fabs which report to the Vice President of Die Manufacturing Operations (DMO) in Sunnyvale. Similarly, Signetics Assembly operations in Utah, Korea, and Thailand, report to the Vice President of Assembly Manufacturing Operations (AMO). Assembly subcontractors, Pebei and Anam, are scheduled and controlled through the AMO organization. Assembly subcontractors process all product to Signetics' specifications and materials. Signetics has on-site quality assurance personnel at each subcontractor to audit assembly processes and procedures.

All Signetics products are electrically tested in Signetics operated facilities. These facilities report to the manufacturing organization (DMO or AMO) operating the facility at which they are located.

Table V
Signetics' Product Manufacturing Facilities

WAFER FABRICATION FACILITIES			
Designation	Location	Process Families	
Fab 01		Bipolar Junction Isolated	
Fab 09	Orem, Utah	Bipolar Gold Doped	
Fab 16	Sunnyvale, California	Oxide Isolated	
		Bipolar Schottky	
	Albuquerque, New Mexico		

	ACILITIES	
Designation	Location	Package
SigKor	Seoul, Korea	DIP, SO, and PLCC
SigThai	Bangkok, Thailand	DIP and CERDIP
Orem	Orem, Utah	Military "Jan" Hermetic
Pebei	Kaomsiung, Taiwan	so
Anam	Seoul, Korea	SO and Metal Can

Designation	Location	Package
TA03	Sunnyvale, California	Wafer Sort, Final Test and Quality Assurance
SigKor	Secul, Koren	Final Test and Quality Assurance
SigThai	Bangkok, Thailand	Final Test and Quality Assurance
Sacto	Sacramento, California	Military Final Test and Quality Assurance

TYPICAL IC MANUFACTURING FLOW

The manufacturing process for Integrated Circuits begins with wafer fabrication. The wafers are then electrically sorted, assembled, and tested prior to customer shipment. Quality assurance inspections are utilized throughout the manufacturing process. Table VI contains a typical manufacturing flow for Signetics' ICs.

Table VI

Typical I.C. Manufacturing Flow For Bipolar Junction Isolated Product

Wafer Fab:

Initial Oxidation
Buried Layer Diffusion
Epitaxial Layer
Isolation Diffusion
Base Diffusion
Emitter Diffusion
Contact Mask
Metallization #1
Dielectric Glass Layer
Metallization #2
Nitride Passivation

Wafer Sort:

Wafer Electrical Test Wafer Visual Acceptance

Assembly:

Saw Scribe and Break
Die Sort Visual Acceptance
Die Attach to Leadframe

Wire Bonding

Pre-Seal Visual Acceptance

Encapsulation

Topside Symbolization Leadframe Trim and Form

Solder Coat

Mechanical/Visual Acceptance

Test:

Final Electrical Test
Burn-In (Optional)
Product Assurance Test

Shipping:

Pack-Out

Outgoing Quality Control Acceptance

Shipping

Package Construction

	PDIP	SO/PLCC	CERDIP
Lead Frame	Copper, 194 Alloy	Copper, 194 or PMC102	Alloy-42
Lead Finish	Tin/Lead Solder Dip or Tin/Lead	Tin/Lead Solder Dip (60/40) Solder Plate (80/20)	Tin/Lead Solder Dip
Bond Area Finish	Silver Spot	Silver Spot	Silver Spot
Die Attach	Silver Filled Polyimide or Thermoplastic	Silver Filled Polyimide or Thermoplastic	Silver Filled Glass
Bond Wire	Gold, 1.0-1.3 mil. Diameter	Gold, 1.0-1.3 mil. Diameter	Aluminum, 1.0 mil. Diameter
Wire Bonding Die Leadframe	Thermosonic Ball Stitch	Thermosonic Ball Stitch	Ultrasonic Stitch Stitch
Package Material	Novolac Epoxy	Novolac Epoxy	Ceramic

Package Code Definitions

Pin				
Count	PDIP	SO	PLCC	CERDIP
NE	DE		FE	
NH	DH		FH	
NJ	DJ	AT 40 (0) at	FJ	
NK			FK	
NL	DL	AL	FL.	
NM			FM	
NN	DN		FN	
NQ		AQ	FQ :	
		AA		

Section 3 Circuit Characteristics


%

Circuit Characteristics

INPUT STRUCTURES

There are two types of input structures used in ALS circuits: diffusion diode and PNP vertical transistor. Each of these are discussed below.

The diffusion diode input is used occasionally with ALS circuits. The input diode is labeled as D1 in Figure 1. There can be more than one if NAND logic is to be performed. In the oxide-isolated processes these are base-collector diffusions. Each input pin also has a Schottky clamp diode D2. This diode is standard for most TTL circuits, and is included to limit negative input voltage excursions that are generally the result of inductive undershoot.



The static diods input function of voltage versus current is shown in Figure 2. If the pin voltage is negative, most of the relatively high negative current flows through the clamp Schottky D2. At OV the current flows from V_{CC} through R1 and D1 to the pin, Switching from a logic Low level to a logic High level occurs when the input pin voltage rises high enough to force the current from the D1 path to the Q3 - Q2 - Q1 path. This happens when the base voltage of transistor Q3 is at three base-emitter drops (3VBE), and the pin is at 2VBE, which is the standard ALS threshold switching voltage. At this voltage the input current is very small, just the leakage currents of diodes D1, D3, and clamp diode D2. The current remains at this small, positive value until breakdown voltage is reached.

Transistor Q3 and resistor R2 provide a current gain by increasing the amount of current available to Q2 and Q1 when the pin voltage is high. R3 bleeds current off the base of Q2 to pull it low when the pin voltage is low. D3 speeds up this process during the

High-to-Low pin transition. When the switching transients are over, D3 is reverse biased.






Figure 2. Static Diode Input Function of Veltage VS Current

The current of Figure 2 is scaled for the case where the pin is required to pull down a single 40KΩ resistor R1 (20μA maximum in the High state and 0.2mA maximum in the Low state). For some parts, pin current can be higher, especially in the logic Low state. This increase will happen if the pin must sink the current from more than one R1 resistor, or if the value of R1 is less than 40KΩ, which will be the case if the capacitance at the base of the transistor Q3 is too large for the required switching speed.

The PNP vertical transistor has found wide acceptance in its various forms in low power Schottky logic because it provides a highimpedance input which is usually desirable. It is now frequently the input of choice for new parts built with improved processes. The PNP transistor Q3 is fabricated with the P-type substrate as the grounded collector, the Ntype Epi as the base, and the P-type normal base diffusion as the emitter. The process must be tailored to provide a suitable current gain for this vertical structure and must have provision to remove the considerable substrate current without an appreciable rise in substrate voltage. Referring to Figure 3, Q3 functions as an emitter follower for pin voltages low enough to provide an emitter-base forward bias. This occurs at an emitter voltage below the 3VBE value provided by the D3-Q2-Q1 stack, and gives the desired 2V_{RE} pin threshold. At pin voltages above this value, Q3 turns off and the current through R1 is directed to Q2 - Q1 through D3. The Schottky diode D2 speeds up the High to Low

transition if the pin voltage falls more rapidly than the base of Q2; otherwise, D2 is off. The PNP input characteristics are shown in Figure 4. If the input voltage is negative with respect to ground, a large clamp current flows through D1. As the voltage rises, D1 turns off and the input current falls to the base current of Q3; for the usual values of R1, this is in the range of about 3µA. This decreases as the lead voltage rises. At threshold, Q3 turns off and the input current drops to a low value determined by the leakage of D₁, D₂, and Q3. The current remains at this low value until the onset of breakdown. Since all PNP inputs are protected with ESD structures, the breakdown current is set by this, and not the actual PNP device.





INPUT CONSIDERATIONS

Static Input Current

A comparison of input current for various input voltage ranges for both types of inputs is shown in Figure 8.

Diode inputs supply current to their drivers that may be as large as $200\mu\text{A}$ at V_{IN} of 0.5Vfor a single unit load input. Signetics ALS parts are designed to have input current less than 20µA over the full switching range from OV to VCC. Typical PNP input current is less than 10µA below threshold voltage and 1µA above threshold.

Input Capacitance

Input capacitance, measured using a smallsignal variation about a static DC operating point, is low for ALS inputs. When one includes the added capacitance of the elements common to each input, such as the pin, pad, bond wire, and clamp Schottky diode, the percentage difference for total static input capacitance for either type of input is not very large.

Dynamic Input Current

In many applications the total current an input pin draws during a switching transition is a more important consideration than its input capacitance. This dynamic input current is often larger than the value of static capacitance would predict because both types of input structures normally include some sort of speed-up mechanism, usually a "kicker" Schottky diode, connected to an internal node of the circuit. The kickers deliver current, related in a non-linear way to input edgerates. High-dynamic input current does not always equate to fast circuit switching. The percentage differences for dynamic current tend to be larger than the respective differences for static capacitance.

Switching Threshold Voltage

The ALS input switching threshold voltage is set quite high for TTL at two base-emitter junction forward-bias drops. ALS input structures have enough gain that the voltage range in which they switch from one state to the other, as shown by a static DC transfer function curve, is completed within about 100mV of the 2VBE threshold. For a typical part at room temperature, VBE is about 800mV, and the switching threshold is nominally at 1.6V; the static transfer range uncertainty of about 100mV gives a nominal threshold for solid Lows and Highs of about 1.55V and 1.65V respectively. The ALS threshold voltage was chosen higher than other TTL families to give a larger noise margin with respect to ground, and to be more nearly centered in the region where a ALS output driver stage switches with maximum edge rates, which occurs between about 0.6V and 2.6V.

Because the ALS threshold is set by the base-emitter junction voltage, it is dependent on junction temperature and current density. VBE increases by about 1.2mV for each degree C drop in junction temperature; current density changes by about a decade for a

INPUT VOLTAGE	INPUT CURRENT						
RANGE	Diode	PNP					
Below Ground	Schottky Clamp	Schottky Clamp					
Ground to V _T	High (to 200μA)	Low (to 20µA)					
V _T to V _{CC}	Leakage	Leakage					
Above V _{CC}	Leakage	Leakage					

60mV change in V_{BF}. The total variation due to processing differences, temperature, and current density is about 150mV per junction, or 300mV total change in input threshold to give limits of 1.25V Low and 1.95V High. The ALS VIL and VIH limits are 0.8V and 2.0V respectively, a tight spec for VIH.

ELECTRO-STATIC DISCHARGE (ESD) CONSIDERATIONS

It is universally true that no bipolar integrated circuit process can provide devices with such high breakdown voltages that they are able to withstand any level of ESD without some structure punching through or breaking down. The necessary condition for survival when this occurs is that the energy dissipation in any volume of the chip must be kept low enough so that neither the silicon nor the interconnecting metal can melt. This can be accomplished in two ways: the breakdown voltage should be as low as practical, consistent with normal circuit operation, and the energy should be dissipated in as large a volume as is possible. Circuit components that are particularly sensitive to charge damage must be protected by structures that are less fragile. All Signetics ALS parts are designed with these requirements in mind, and although, as a rule of thumb, a sophisticated oxide isolated process used to fabricate these parts tends to be more ESD damageprone than a junction isolated process, ALS is as rugged as other TTL families in general. If ALS parts are handled with the same care afforded any other high-technology parts, they will not be damaged.

ESD sources usually fit into one of two categories: people or other objects that have accumulated static charge and touch the parts; or, they generate their own charge, as is the case when a circuit makes sliding contact with an insulator. In the first instance, static voltages tend to be high, over 10000V, and discharge is usually limited by relatively high series resistance. In the second case, voltages are lower, around 200V, but there is very little series resistance to limit discharge current. Both possibilities are simulated with discharge models that are used in the majority of the test setups, and parts are designed in a way to improve survival for both ESD conditions.

Experience has shown that inputs of TTL circuits are much more likely to suffer ESD damage than outputs. Since negative voltages are discharged through clamp ground diodes with low chip dissipation, only voltages positive with respect to substrate ground are apt to produce input damage.


PNP and diode inputs have a positive voltage breakdown in the relatively high range of from 15V to 25V. Schottky diodes connected to an input pin usually break down before junction diodes, and if they are stressed beyond their limits the Schottky diodes usually sustain damage in the corners. A diffusion guard-ring around the diode increases the uniformity of the breakdown, and as a result maximizes the dissipation volume at breakdown and increases the ability of the device to survive ESD. All Signetics ALS circuits have guardrings on Schottky diodes that connect to input or output pins.

Signetics ALS parts also have specific ESD structures included which protect up to 2000V for the standard resistance limited case the human body model.

FLOATING INPUTS

ALS inputs should not be allowed to float. All unused inputs, even those on unused gates, should be tied to a voltage source of relatively low impedance that will get them out of the logic picture and out of trouble. For a Low input this can be ground, or the output of a permanently low driver. For a High input this can be V_{CC}, protected by a series resistor if circuit damaging voltage spikes are possible in the system, or a permanently high driver.

Properly tied High or Low inputs will not pick up enough spurious noise to cause problems. If they are allowed to float, the results can be disastrous. Floating diode inputs usually pull to within a few mv of 3VBE above ground, a VBE above threshold. The input voltage will fall about 1V per 0.1mA of current that is capacitively coupled from an adjacent Lowgoing pin. Since pin-to-pin input capacitance is in the order of one pF for an IC in a PC environment, an adjacent pin falling at 1.0V/




ns couples in about 1.0mA of current, enough to switch the input to a Low state for as long as the current lasts. The normal ALS circuit response will be to switch or oscillate. The problem is worse for high-impedance low-capacitance PNP inputs than for Diode inputs. In this case the static voltage to which they float is determined in part by leakage, and is not predictable.

To reiterate, ALS inputs must not be allowed to float. To do so is to invite serious system problems.

OUTPUT CONSIDERATIONS

The purpose of the output stage is to supply current to a load to force it to a High state or to slink current from the load to force it to a Low state. The speed at which the load can be switched from one state to the other depends on how much supply current or sink current is available from the output driver. There must be an amount in excess of that which is required to maintain the static load voltage, and it is the excess current that is available to charge or discharge the load capacitance. Most ALS circuits are designed to fit into one of these categories, based on output drive capability; the normal output stage, the buffer driver which can supply



approximately twice as much current, and the high current drivers designed to drive low-imbedance terminations.

Both normal drivers and buffers may be 3-State, which means that, in addition to Low and High states, they can be forced to a highimpedance OFF state as a third possible choice. This allows multiple components to be connected to a bus simultaneously, with only the single-selected device providing actual drive capability.

The basic components of an output stage are shown in Figure 6.

The pull-down driver components sink load currents to force a Low state at the output pin; the pull-up driver components supply current to force a High state. The control components turn on the selected driver and turn off the nonselected driver in response to the logic input signal. For 3-State parts, the control components turn off both drivers if the 3-State control signal is active. The output Schottky clamp is included to suppress inductive undershoots, and is a part of every ALS circuit. The load requires a static current to keep it in either a logic High or Low state. The drivers must also charge and discharge the load capacitance CL, which is generally one of the major factors that influence switching

Since, to a large extent, they function independently of each other, the pull-up driver, pull-down driver, and control blocks are discussed independently.

PULL-UP DRIVERS

Open-Collector

The simplest pull-up driver consists of no more than a fixed pull-up resistor tied to V_{CC}. For this case, the control stage interacts only with the pull-down driver. In the Low state, this must sink the current from both the pull-up resistor and load. In the High state, the pull-up resistor must supply all of the load

current. Most often, the pull-up resistor is not physically part of the integrated circuit chip itself, but is added externally. In this case the only circuit element connected to the output pad (in addition to the ever-present Schottky clamp) is the collector of the pull-down driver transistor, hence the name "Open-Collector." Parts with this output stage can be tied together for bus applications. If any of the connected pull-down stages is active, it will pull the bus Low; only if all of them are off can the external resistor pull the bus High. This action provides a "wired" logical function that is free in the sense that no additional components are required to achieve it.


The Open-Collector output voltage depends on the load, the value of the pull-up resistor, and the voltage to which this is connected, if the resistor value is low, the output will rise to nearly the full value of the pull-up source voltage; in particular, the Open-Collector output can rise to V_{CC}, a voltage higher than that obtainable with a standard Darlington totempole pull-up.

Standard Darlington


Most ALS pull-up drivers use dual transistors, connected as shown in Figure 7, with the emitter of the first device Q_b delivering current to the base of the driver Q_a . This configuration is called a Darlington circuit and provides a composite current gain nearly as large as the product of the current gains of Q_b and Q_a .

The major advantage of the Darlington pullup, as compared to the Open-Collector, is that the pin is actively pulled high by the emitter-follower action of Q_a which is capable of supplying large currents to quickly charge output capacitance. Despite the large output current that is available, the drive requirements of Q_b are low, so that the voltage drop across R_c is small, and the pad will pull up to a voltage nearly as high as $V_{CC}-2V_{BE}$.

For the case where the output pin voltage is High, the phase-splitter transistor Qc is off, and the base of Qb is pulled high by resistor Rc. The current which flows through Rc is just sufficient to provide base drive to Qb. The base voltage of Qb will be just slightly below V_{CC}, and the output pin voltage will be less than this by the sum of the VBE drops of Qb and Q_a, both of which are on. Most of the base current for Qa and the current through pull-down resistor Rb is supplied from VCC through Ra and Qb. Qb has a Schottky clamp to prevent saturation when the current through Ra is large. Resistor Ra limits the amount of current flowing from V_{CC} through Qa to a value small enough that Qa will not be damaged if the output pin is accidentally grounded for a short period of time. This short circuit output current is called los, and its value is approximately the maximum current



available to charge the output capacitance at the beginning of a Low-to-High transition. The minimum current available when the pin has reached the minimum guaranteed high voltage VoH is called output high current (IoH). The maximum output voltage that the pull-up driver can achieve occurs at maximum V_{CC}, and at high temperatures with corresponding low values of transistor V_{BE} and high current gain. Conversely, the minimum high voltage occurs at low V_{CC} and low temperatures.



In the Low state, the pult-down driver Q_d is on and the pin voltage is the Q_d saturation voltage V_{SAT} , Q_c is on and its collector resistor R_c is pulled down to $V_{BE} + V_{SAT}$; the V_{BE} of Q_d , V_{SAT} of Q_c . Q_b is also on, with its emitter at V_{SAT} , and the current through R_b is low. The base-emitter voltage of Q_a is nearly zero and Q_a is off.

Assuming the pull-down is off, the Low-to-High transition speed is governed by: 1) the rate at which R_c can pull-up the base of Ω_b ; 2) the amount of pin current required to drive the load and charge the load capacitance; 3) the value of R_a ; 4) the physical size and current gain of Q_a ; and 5) the amount of Q_a base drive current that is lost through R_b to ground.

The pin can be driven above its maximum high value by an external pull-up or by positive reflections from a transmission line. When this happens, \mathbf{Q}_a and \mathbf{Q}_b do not have sufficient base-emitter drive to keep them on. If the pin voltage rises significantly above $\mathbf{V}_{CC},\ \mathbf{Q}_a$ will begin to leak current into \mathbf{V}_{CC} .


3-State


For all 3-State ALS parts, the leakage paths to a grounded V_{CC} pin are blocked with Schottky diodes. A typical 3-State pull-up is shown in Figure 11. Sa is the series Schottky blocking diode. 3-State Schottkys St1 and St2 serve to simultaneously turn off the pull-up and pull-down drivers. The 3-State control is active when it is pulled low to within VSAT of ground. In this state it sinks all the available drive current for Qb and Qc, and pulls their bases down to (VSAT + VSchottky), which is essentially one VBE. The voltage drop across R_c is large and 3-State power dissipation is typically high. Qa and Qb are off for normal TTL voltage ranges of the output pin; a negative undershoot large enough to drive the pin about one VBE below ground will allow them to turn on and supply current from VCC; this action aids the clamping Schottky diode in preventing the pin voltage from falling lower.



The basic pull-down driver is shown in Figure 9. Q_d is the pull-down driver transistor, a big Schottky-clamped device capable of sinking large currents. C_d is the stray base-collector capacitance of Q_d , and its unavoidable presence has an important effect on the performance of the pull-down driver. Q_c is the Schottky-clamped phase splitter. It functions as a current-limited, low-impedance driver for Q_d when the logic input voltage V_{IN} is high, and as an inverting driver for pull-up Q_b by virtue of the current through R_c when V_{IN} is low and Q_c is off. Z_d is the pull-down impedance network which insures that Q_d is off when V_{IN} is low.

Switching to the logic Low state occurs when $V_{\rm IN}$ is larger than the $V_{\rm BE}$ drops of $Q_{\rm c}$ plus $Q_{\rm d}$ both of which are initially on. Part' of the total emitter current available from $Q_{\rm c}$ comes from $R_{\rm c}$, which has a voltage drop of $V_{\rm CC}-V_{\rm BE}-V_{\rm SAT}$. The remainder of the $Q_{\rm c}$ emitter current is supplied through its base Schottky clamp or by other components not shown in Figure 9 but discussed in the section on control components. A portion of the total $Q_{\rm c}$ emitter current is lost in the pull-down network $Z_{\rm d}$; the remainder is available as base current for pull-down driver $Q_{\rm d}$. The amount of current $Q_{\rm d}$ can sink depends on its base drive, its current gain, and its collector voltime.





age. This current is specified on a per-part basis in the data sheets. Several innovative circuit improvements that increase the drive current for $Q_{\rm d}$ are shown in Figures 10a and 10b. Speed-up Schottky diodes $S_{\rm B1}$ and $S_{\rm S2}$ have been added to the standard pull-down circuit as shown in Figure 10a. Both are reverse-biased and off in the High state, since $R_{\rm c}$ pulls the collector of $Q_{\rm c}$ nearly to $V_{\rm CC}$. Both connect the collector of $Q_{\rm c}$ to nodes that need to be discharged during a High-to-Low transition. $S_{\rm B1}$ to the base of $Q_{\rm a}$, $S_{\rm B2}$ to

the pin. They will conduct if these node voltages are higher than

V_{BE} + V_{SAT} + V_{Schottky}, or approximately 2V_{BE}; they are quite effective above 2V_{BE}. Figure 10b shows a dynamic kicker that gives an impulse of current which is especially useful in discharging high capacitive loads.

The network of elements labeled Z_d in Figure 9 is the pull-down impedance which insures that Q_d is off when the value of $V_{\rm IN}$ falls below $2V_{\rm BE}$. When the voltage at the base of Q_d is being pulled high by Q_c or low by Z_d , the output pin voltage responds by moving in the opposite direction. This produces a change in voltage across C_d , which is the sum of the base voltage change and the collector voltage change, so the amount of charge required by C_d is magnified by a factor which is larger than unity.

This well-known Miller-effect causes the apparent value of $C_{\rm d}$, as perceived by the drivers, to be a factor of about five times larger than the already large physical junction capacitance, all of which means that the drivers $Q_{\rm c}$ and $Z_{\rm d}$ need to supply or sink much more current during an output transition than is necessary to maintain static conditions. When static conditions do exist internally in the circuit, noise voltage spikes on the output pin, $V_{\rm CC}$, or ground can momentarily force the base of $Q_{\rm d}$ in the direction to produce an output glitch, and the drivers must respond quickly to counter this coupled noise.

A simple Zd element is a resister $R_{\rm Z2}$ and a series Schottky diode to ground. This is shown in Figure 11. The $Q_{\rm d}$ base voltage cannot pull below a Schottky drop, so that switching speed is unimpaired.

CONTROL COMPONENTS

This section covers 3-State control drivers, special 3-State problems, and V_{CC} turn-on current and 3-State glitches during power-up.

3-State Control Drivers

The normal TTL 3-State scheme is shown in Figure 8. The 3-State control voltage in the OFF state is high enough that S_{t1} and S_{t2} are reverse-biased; in the active state the control voltage is low, usually V_{sel} , so that the Q_a-Q_b base emitter stack is off, as is the Q_c-Q_d stack. In the 3-State mode, R_c is dissipating maximum power. Blocking Schottky diode S_a prevents current from flowing backwards through Q_a if the V_{CC} pin is grounded; the output pin high voltage can be about 4.5V before there is any significant 3-State leakage current.

There are several innovative improvements to the basic 3-State circuit, as shown in Figure 12. The addition of inverter $Q_{\rm c2}-R_{\rm c2}$ with a blocking Schottky $S_{\rm c2}$ allows the addition of feedback diodes $S_{\rm s1}$ and $S_{\rm s2}$ to increase $I_{\rm AV}$; $S_{\rm c2}$ cannot be included in series with $R_{\rm c1}$ because its forward voltage drop would lower $V_{\rm OH}$. 3-State power is not increased, since only one $R_{\rm c1}$ is pulled low. The current through $Q_{\rm c2}$ is available as added base drive to $Q_{\rm d}$, so nothing is wasted. An additional transistor may be paralleled with $Q_{\rm c1}$ and $Q_{\rm c2}$ to control an active pull-down version of impedance $Z_{\rm fi}$.

I_{CC} Considerations

There is no formal family specification that limits the amount of V_{CC} current an ALS circuit may draw during turn-on as V_{CC} rises from zero to 4.5V. However, an effort has been made to limit maximum turn-on I_{CC} to 110% of I_{CCmax}. This precaution prevents an

undesirable system situation where the V_{CC} power supply is large enough to drive the devices, but can't power them up. The major component of turn-on current is V_{CC} to ground feed-through of output stages. Unless specific steps are taken to prevent it, the pullup Darlington turns on if VCC is greater than 2V_{RF}, and remains on until the on-chip voltage is high enough to set the phase splitter solidly in one or the other of its two states. The solution is to incorporate extra circuit components that will set the phase splitter at voltages nearly as low as 2VBE, or turn off the top device with a separate 3-State type structure which activates at low V_{CC} voltages and becomes inoperative when V_{CC} is high.

The amount of current that can be fed from an output pin back into a grounded V_{CC} pin, or through the chip to ground for an open V_{CC} pin, depends on the design. Generally, 3-State feedback current is specifically limited to low values which are leakage or breakdown related. Other parts have medium current.

Most 3-State parts, especially selected buffer functions, have additional circuit elements to insure that as they power on they source or sink no appreciable output current, provided that the 3-State control pins are in the active state as V_{CC} rises. This means that V_{CC} can be turned on or off at will in the system to conserve power, and bus voltages will not be affected. Parts with this capability are identified in the specific data sheets.

GROUND VOLTAGE AND OTHER NOISE PROBLEMS

Ground Voltage As A Serious Problem


Excessive ground noise voltage in a system usually produces serious degradation of switching speed. It may also produce unwanted giftches on outputs, or spurious clocks which cause flip-flops to lose data, or relaxation oscillations that completely disrupt a system. It is, without doubt, one of the major causes of logic systems failure ... difficult to accommodate, and difficult to eliminate.

Well planned PC board layout is vital, and multilayer boards with ground and V_{CC} planes are often desirable. Great care must be taken to insure adequate bypassing for V_{CC}. The problems are not trivial, but they can be solved satisfactorily.

Sources Of Ground Noise

Ground lead inductance is the source of most ground noise voltage; it causes a voltage drop proportional to the rate at which the current through it changes.

Inductance is a measure of the amount of energy stored in the magnetic field associat-



Circuit Characteristics

ed with a current, Low values of inductance imply low energy, which means low voltage required to affect a change in current. As a general rule, inductance decreases as current is allowed to spread out in space, and current interactions decrease. The inductance of a thin wire far removed from the return current path is high; that of a large conductor coaxially encircled by the return path is low. Inductance tends to increase faster than linearly with conductor length, but only approximately logarithmically with decreasing cross-section dimensions. From a logic system viewpoint, ground planes are better than ground traces: wide lines are better than narrow lines; close spacing to planes is good; loops that allow magnetic flux linkages are bad; wire lengths of fractions of inches count; and sockets with long pins add significant inductance to a PC card.

Ground noise voltage is increased by feed-through current spikes. These occur when both top and bottom devices of the output totem-pole driver are on simultaneously, and heavy currents are allowed to flow directly from Voc to ground. They can be minimized in one of two ways: drive the devices such that one is turned off before the other can turn on, or more commonly, drive them together, but very fast, so the feed-through current can flow for only a short time.

Although most ground noise results from ground inductance, resistance also contributes. Static ground offsets unrelated to rates of current change occur, and add to the total ground voltage. Generally speaking, those measures which reduce ground inductance also reduce ground resistance.


Estimating The Magnitude Of Ground Noise

The accurate modeling of ground noise-related problems in logic design is a complex procedure that requires numerical analysis to determine system currents and voltages as a function of time. This can only be accomplished in a satisfactory manner if one has reasonable electrical models, especially for input stages and output drivers of the integrated circuits used in the system. Signetics is prepared to assist customers in solving the sometimes formidable problems associated with large system simulation.

The following discussion derives the minimum peak-value of ground noise that will occur as an integrated circuit discharges a capacitor through ground lead inductance. It points out the minimum problems that will exist. In the real world, the peak ground voltage will always be larger than the simple derivation predicts.

The load capacitor C and its discharge path are shown in Figure 20. The capacitor has

been previously charged to a positive voltage, and is discharging through pull-down transistor Q_d and lead ground inductance L_g . As the current changes, it develops a ground voltage V_g across L_g that is equal to the product of L_g times the rate at which it changes.



The discharge current I_d will vary with time; starting from zero, it will increase to a maximum value, and then eventually return to zero. There are an infinite number of ways I_d can vary, depending on how the transistor allows charge to flow at any instant in time, but each of the possible current-vs-time discharge curves must define the same area, equal in value to the total charge Q that is removed from the capacitor as its voltage falls by an aindunt V.

The voltage drop V_g across the inductor at any instant in time will be determined by the slope of the current-ve-time curve, that is, by the rate at which current is changing. The unique curve that has the required area and minimum slope is triangular, as shown in Figure 14. The ground voltage for this case is a square wave as shown in Figure 15. It will be positive while the current is increasing, and negative when the current is decreasing,

The equations of interest in estimating V_g

Charge = Q = CV =
$$I_{MAX}\frac{T}{2}$$
 = triangle area
Ground voltage = V_g = (triangle slope)(L)
= $\frac{2 I_{MAX} L}{T}$

Combining the two equations to eliminate I_{MAX} gives:

$$V_g = \frac{4CVL}{T^2}$$

This lower limit of peak ground voltage will always be exceeded in the real world, where ground voltages are usually spikes, not square waves. If a spike is large enough and long enough, the chip will erroneously recognize it as a valid input, and respond either by glitching, slowing down, clocking incorrectly, or oscillating.

An example using values typical for an ALS circuit in a 16-pin DIP illustrates the potential for trouble. If the circuit discharges one standard ALS load of 50pF in 2ns with a voltage

change of 3V through a ground inductance of 10nH, the minimum ground voltage will be:

$$V_g = \frac{4 \times 50 \times 10^{-12} \times 3 \times 10 \times 10^{-9}}{(2 \times 10^{-9})^2}$$
$$= 1.5V$$

This value is high, and suggests that if transition times are not to be seriously degraded, inductances must be kept as small as possible, and loads must be minimized.


Effects Of Ground Noise On Input Stages


ALS input voltages are referenced to system ground as illustrated in Figure 16 which shows an equivalent input and output stage. The equivalent input circuit is represented by RIN and the four diodes D1 through D4. These components establish an input switching threshold voltage of 2 VBE relative to chip ground. The on-chip voltage VIN must be different from this value by a margin large enough to guarantee a static Low or High with sufficient overdrive to insure switching speed. The on-chip voltage VIN that is actually available is the difference between the input pin voltage V_{PIN} and the total ground voltage noise Vg. Vg is the sum of the steady state voltage due to ground current flowing through Rg, and the inductive voltage drop across Lo. The inductive voltage is usually the larger of the two, and since it depends on current changes, it will have both positive and negative polarities for each switching cycle. This means that either Low or High input voltages which are too close to switching threshold will allow the noise margin to be exceeded, and if the ground voltage noise persists long enough, the input will switch erroneously. The result of this depends on the chip function. Combinatorial logic usually slows down or produces output glitches. Latches and flipflops may be clocked inadvertently, and stored data will be lost. Complex circuits that have multiple outputs may oscillate, particularly if one polarity of ground noise results in a rapid change of ground current that produces the opposite polarity ground noise.

Ground noise adds a dimension of difficulty in measuring input threshold voltage. ALS parts are guaranteed to have input thresholds between the limits 0.8V and 2.0V. A typical method of verifying this is to determine the voltage at which the input actually switches. This requires some care, since the true threshold voltage is masked by any noise voltage contributed by the test system or ground inductance. For accurate results, the input pin voltage should approach the switching threshold slowly and smoothly. At threshold the input will switch. Sensing this point is easy for those circuits where an output also switches, glitches, or oscillates. It is much harder to sense this point for those circuits

Circuit Characteristics

where an input change produces no output change, for example, with flip-flops which change state only when clocked. The input switch point for these devices can be inferred by measuring the input current as a function of input voltage. Clocking the part may produce enough ground noise to distort the measurement, even if the output doesn't switch.





Effects Of Ground Noise On Output Stages

The most obvious effect that ground noise has on output stages is to directly change the voltage available to force discharge current through the pull-down device. If the only source of ground voltage is from the particular output of interest, the ground and output pin inductances will always slow down a Highto-Low transition. They produce a voltage in opposition to the output pin voltage at the beginning of the discharge when currents tend to be high and voltage changes rapidly. As discharge continues, the available drive decreases, and currents increase less rapidly. Eventually the current begins to fall, and the ground voltage reverses polarity, which tends to limit the rate at which the current decreases. If currents have been high, and the inductances are large, there may be substantial undershoot at the end of the switching cycle which can drive the output pin below around.

If multiple outputs are switching simultaneously, the total ground noise needs to be considered to determine the result for a particular output. For this case, it can happen

that ground noise will, in fact, speed up an output; on the other hand, it may introduce delays that are much larger than those possible with single output switching. This behavior makes it difficult to predict, except on a case by case basis, what the actual effects of multiple output switching will be. Curves of delay vs multiple switching hisve been published, but these serve only as rough guides to indicate potential problems, and need to be backed up with actual analysis for any particular application.

in addition to the direct influence on discharge voltage, excessive ground noise can affect the operation of the control components, and after both rise and fall times by driving pull-up or pull-down stages incorrectly. One example of this can be understood with reference to Figure 17. The scenario is that the output pin is Low, but on the verge of switching High, with VIN falling and Qc ready to turn off. A problem occurs if, at the instant before the pull-up transistor Qa turns on to pull the output pin high, the voltage from output pin to chip ground falls. This can happen as a result of inductive undershoot driving the output pin down, or by a rise in ground voltage caused by currents completely unrelated to the output of interest. The low output-pin-to-chip-ground voltage pulls down the emitter of Qc through Schottky clamp diode Sa, and if VIN is not low enough to counteract this, Qc will not turn off. The net result is that Rc cannot rise, and the transition is delayed until the noise voltage from output to ground disappears.

V_{CC} Noise As An Additional Problem

inductance in the V_{CC} lead produces noise in the on-chip V_{CC} voltage that is entirely analo-


gous to ground voltage. The effects of V_{CC} noise can be nearly as harmful as those produced by ground noise, the only significant difference being the fact that TTL input voltages are referenced to ground instead of V_{CC}.

The first symptom of excessive $V_{\rm CC}$ inductive voltage drop is a change in the edge rate for a Low-to-High transition. This will decrease if the on-chip $V_{\rm CC}$ falls, and increase if it rises. If the ground to $V_{\rm CC}$ voltage falls below a minimum value, internal circuit delays or glitches can occur, and functions with flipflops or other sterage elements may lose data. As is the case with excessive ground noise, ALS circuits may break into relaxation neciliation.

Because V_{CC} to ground voftage must remain above a minimum value to avoid logic errors and giftches, it is absolutely vital that V_{CC} to ground bypassing is adequate. This requires low inductance V_{CC} and ground PC traces, and low inductance bypass capacitors. ALS parts are guaranteed to function properly for low V_{CC} of 4.5V. This means that pin voltages must not fall below this value for any appreciable time: fractions of nanoseconds. V_{CC} system voltage should be close to the maximum guaranteed value for safe system design.

Designing To Reduce The Effects Of Ground Noise

The typical 1.5V minimum value for ground noise, calculated in the preceeding example, points out the possibility of noise-related problems when only one standard 50pF load is being driven by an output stage. Simultaneous switching of more than one such load obviously increases the risk of trouble, and raises the question of how an octal part can



Circuit Characteristics

work at all. Fortunately, the real world, with careful PC layout, is not usually so grim.

The standard 50pF load is a lot of capacitance, chosen so one can estimate the chip response for a single output switching under conditions that approach worst case. On a modern PC board a wire trace that has 50pF stray capacitance is several feet long and looks like a resistive delay line instead of a lumped capacitor.


Traces on a PC card must be short to behave like lumped capacitance for an output stage. For this case, a major contributor to driver current is the load presented by the input stages of the driven circuits, and the associated stray capacitance. As previously mentioned, the input current for ALS paris is related to edge rates, and is generally larger than the measured static value of input capacitance would predict. Because of this, the useful fan-out of ALS circuits may be more dependent on ground noise of drivers with heavy capacitive loads than on the amount of

current available to a static DC load, which is the guaranteed data sheet value.

Most of Signetics' ALS parts are available in surface mount packages, and these have lower ground inductance than the standard DIP parts.

Inductance of output signal pins reduces the rate at which associated ground current can change, and this reduces ground noise voltage without a corresponding reduction of static output voltage. This inductance may be intentionally increased by adding trace length on the PC board; one needs to be careful, and anticipate the increase in output ringing during switching transitions.

In summary, there are many potential problems that one can anticipate in logic systems with fast edge rates. Some of these are dependent on the available components and their respective packages, and the system designer must be certain that the demands made of them are not more than they can handle. A second major consideration is the system layout, especially from the standpoint of ground, V_{CC}, and signal lead inductance.



Section 4 ALS Users' Guide

INDEX

ata Sheet Specification Guide	 	 	 		 				 	 4-3
esign Considerations										4-11



INTRODUCTION

Signetics' ALS data sheets have been configured for quick usability.

They are self-contained and should require minimum reference to other sections for amplifying information.

TYPICAL PROPAGATION DELAY AND SUPPLY CURRENT

The typical propagation delays listed at the top of the data sheets are the average between t_{PLH} and t_{PHL} for the most significant data path through the part.

In the case of clocked products, this is sometimes the maximum frequency of operation. In any event, this number is under the operating conditions of V_{CC} = 5.0V and T_A = 25°C.

The typical I_{CC} current shown in that same specification block is the average current (in the case of gates, this will be the average of the I_{CCH} and I_{CCL} currents) at $V_{CC} = 5.0V$ and I_{CCL} currents the total current through the package, not the current through the individual functions.

LOGIC SYMBOLS

There are two types of logic symbols. The conventional one, "Logic Symbol," explicitly shows the internal logic (except for complex logic). The other is "Logic Symbol (IEEE/ IEC)" as developed by the IEC and IEEE. The International Electrotechnical Commission (IEC) has developed a very powerful symbolic

language than can show the relationship of each input of a digital logic circuit to each output without explicitly showing the internal logic. Internationally, Working Group 2 of IEC Technical Committee TC-3 is preparing a new document (Publication 817-12) that will consolidate the original work started in the mid-1960's and published in 1972 (Publication 117-15), and the amendments and supplements that have followed. Similarly, for the U.S.A., IEEE Committee SCC 11 has revised the publication IEEE Std 91/ANSI Y32.14-1973.

The updated version IEEE Standard Graphic Symbols for Logic Functions ANSI/IEEE Std 91-1964 (Revision of ANSI/IEEE Std 91-1973 [ANSI Y32.14-1973]) can be ordered through:

IEEE Service Center 445 Hoes Lane Piscataway, New Jersey 08854 Phone (201) 981-0060

ABSOLUTE MAXIMUM RATINGS

The Absolute Maximum Ratings table carries the maximum limits to which the part can be subjected without damaging it. There is no implication that the part will function at these extreme conditions. Thus, specifications such as the most negative voltage that may be applied to the outputs only guarantees that if less than ~0.5V is applied to the output pin, after that voltage is removed, the part will still be functional and its useful life will not have been shortened.

Input and output voltage specifications in this table reflect the device breakdown voltages in the positive direction (+7.0V) and the effect of the clamping diodes in the negative direction (-0.5V).

Absolute maximum ratings imply that any transient voltages, currents, and temperatures will not exceed the maximum ratings. Absolute maximum ratings are shown in Table 1.

RECOMMENDED OPERATING CONDITIONS

The Recommended Operating Conditions table has a dual purpose. It sets environmental conditions (operating free-air temperature), and it sets the conditions under which the limits set forth in the DC Electrical Characteristics table and AC Electrical Characteristics table will be met. Another way of looking at this table is to think of it not as a set of limits guaranteed by Signetics, but as the conditions Signetics uses to test the parts and guarantee that they will then meet the limits set forth in the DC and AC Electrical Characteristics tables.

Some care must be used in interpreting the numbers in these tables. Signetics feels strongly that the specifications set forth in a data sheet should reflect as accurately as possible the operation of the part in an actual system. In particular, the input threshold values of V_{IH} and V_{IL} can be tested by the user with parametric test equipment ... if V_{IH} and V_{IL} are applied to the inputs, the outputs will be at the voltages guaranteed by DC Electrical Characteristics table. There is a tendency

Table 1. ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		74F	UNIT	
V _{CC}	Supply voltage	Supply voltage			
V _{IN}	Input voltage	-0.5 to $+7.0$	٧		
I _{IN}	Input current	-30 to +5	mA		
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧		
		Standard outputs	16	mA	
lout	Current applied to output in Low output state	3-State and buffer outputs	'48	mA	
		-1 version outputs	96	mA	
TA	Operating free-air temperature range		0 to +70	*℃	
TSTG	Storage temperature range	-65 to +150	°C		

on the part of some users to use V_{IH} and V_{IL} as conditions applied to the inputs to test the part for functionality in a "truth-table exerciser" mode. This frequently causes problems because of the noise present at the test head of automated test equipment. Parametric tests, such as those used for the output levels under the VIH and VIL conditions are done slowly, on the order of milliseconds, and any noise present at the inputs has settled out before the outputs are measured. But in functionality testing, the outputs are examined much faster, before the noise on the inputs has settled out and the part has assumed its final and correct output state. Thus, VIH and VIL should never be used in testing the functionality of any ALS part type. For these types of tests, input voltages of +4.5V and 0.0V should be used for the High and Low states, respectively.

In no way does this imply that the devices are noise sensitive in the final system. The use of "hard" Highs and Lows during functional testing is done primarily to reduce the effects of the noise typically present at the test heads of automated test equipment especially when using cables that may at times reach several feet. The situation in a system on a PC board is less severe than in a noisy production environment. Typical recommended operating conditions are shown in Table 2.

DC ELECTRICAL CHARACTERISTICS

This table reflects the DC limits used by Signetics during their testing operations conducted under the conditions set forth in the Recommended Operating Conditions table.

 V_{OH} and V_{OL} values vary depending on the V_{CC} values specified and the type of output structure; standard, 3-State, or buffer. Generally, as the output current and V_{CC} variations increase, the guaranteed minimum V_{OH} decreases and the maximum V_{OL} increases. Signetics specifies and tests V_{OH} and V_{OL} for 10% V_{CC} swings.

 l_1 , the maximum input current at maximum input voltage, is a measure of the input leakage current at a guaranteed minimum input breakdown voltage. The test conditions for l_1 vary according to the type of input structure being tested. PNP and Diode inputs are tested with $V_{CC} = \text{MAX}$ and 7.0V at the input. When l_1 is being measured on transceiver I/O pins, both V_{CC} and the input voltage are 5.5V. The reduced input voltage is necessary because of the output structure connected to the input structure. Output structures break down sooner than input structures and it is impossible to test the input without testing the output also.

 $I_{\rm HI}$ for both Diode and PNP input structures is less than 20 μ A typically. $I_{\rm IL}$ is less than 100 μ A for PNP inputs and less than 200 μ A for Diode inputs. If multiple input structures are tied together in the design, then the input current values also multiply.

For transceiver I/O pins the outputs are in the High-impedance state when the inputs are tested. Therefore, the small amount of extra leakage is combined with the $l_{\rm IH}$ and $l_{\rm IL}$ specifications.

 $l_{\rm OZH}$ is tested with setup conditions that would put the output in the High state if it were not in the 3-State High-impedance condition. $l_{\rm OZL}$ is similar except the setup condition is for the Low state.

 l_{OH} is tested only on Open-Collector outputs as a leakage test for the lower output transistor structure. V_{CC} is less than V_{OH} so that there is not a current path to or from V_{CC} that would mask the leakage.

IO is approximately one half of the true short-circuit output current value. It is measured at ½ V_{CC} in a linear region of the low-state output current characteristics. This method of testing allows indirect measurement of the current available for capacitive load charging while avoiding test problems of over-heating and potential circuit damage associated with IOS tests.

DC electrical characteristics are shown in Table 3.

AC ELECTRICAL CHARACTERISTICS

The AC Electrical Characteristics table (see Table 4) contains the guaranteed limits when tested under the conditions set forth in the AC Test Circuits and Waveforms section. In some cases, the test conditions are further defined by the AC setup requirements (see Table 5) — this is generally the case with counters and flip-flops where setup and hold times are involved.

All of the AC characteristics are guaranteed with 50pF load capacitance. The reason for choosing 50pF over 15pF as load capacitance is that it allows more leeway in dealing with stray capacitance, and also loads the device during rising or falling output transitions, which more closely resembles the loading to be expected in average applications, thus giving the designer more useful delay figures.

Table 2. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER						
	FARAMGIER		Min	Nom	Max	UNIT	
Vcc	Supply voltage		4.5	5.0	5.5	V	
V _{IH}	High-level input voltage		2.0			V	
VIL	Low-level input voltage				0.8	V	
I _{IK}	Input clamp current		1		-18	mA	
V _{OH}	High-level output voltage	Open-Collector			5.5	V	
		Standard			-0.4	mA	
Юн	High-level output current	3-State			-2.6	mA	
		Buffers			-15	mA	
		Standard			8	mA	
loL	Low-level output current	3-State and Buffers			24	mA	
		-1 versions			48	mA	
TA	Operating free-air temperature range		0		70	°C	

Although the 50pF load capacitance will increase the propagation delay by an average of about 1ns for ALS devices, it will increase several ns for standard Schottky devices.

The load resistor of 500Ω is conveniently specified as both a pull-up and pull-down load resistor.

ALS products are being released in the surface-mounted SO package as a commercial option.

Table 3. DC ELECTRICAL CHARACTERISTICS

_					LIMITS2			v. 4	
SYMBOL	PARA	METER ¹	CONDITIONS ²	Min	Typ ³	Max	UNITS	Vcc ⁴	
V _{IK}	Input clamp diode volt	age	I _{IN} = -18mA			-1.5	٧	MIN	
		Std. ⁵	I _{OH} = -0.4mA	V _{CC} -2			٧	5V ± 10%	
			I _{OH} = -2.6mA	2.4	3.2		V	MIN	
VOH	Output High voltage	3-State	I _{OH} = -3mA	2.4	3.2		V	MIN	
	,	Buffers	I _{OH} = -15mA	2.0			٧	MIN	
		6	I _{OL} = 4mA		0.25	0.4	٧	MIN	
		Std. ⁵	i _{OL} = 8mA		0.35	0.5	٧	MIN	
VOL	Output Low voltage	3-State and	I _{OL} = 12mA		0.25	0.4	٧	MIN	
-		Bullers	I _{OL} = 24mA		0.35	0.5	٧	MIN	
		-1 version	I _{OL} = 48mA		0.35	0.5	V	4.75V	
	`	Diode inputs	V _{IN} = 7.0V			100	μА	MAX	
l _l	Input High current breakdown test	PNP inputs	V _{IN} = 7.0V			100	μА	MAX	
•	Dreakdown test	Transceiver I/O pins	V _{IN} = 5.5V			.100	μА	5.5V	
h _H	Input High current		V _{JH} = 2.7V (20μA × n High U.L.)			n(20)	μА	MAX	
		Diode inputs	V _{IL} = 0.4V (-0.2mA × n Low U.L.)			n(-0.2)	mA	MAX	
l _{IL}	Input Low current	PNP inputs	V _{IL} = 0.4V (-100µA × n Low U.L.)			n(-100)	μА	MAX	
lozh	3-State OFF current h	tigh	V _{OUT} = 2.7V			20	μΑ	MAX	
lozL	3-State OFF current L	.ow	V _{OUT} = 0.4V			-20	μА	MAX	
Іон	Open-Collector output	leakage	V _{OH} = 5.5V			100	μΑ	MIN	
lo ⁶	Output current		V _{OUT} = 2.25V	-30		~112	mA	MAX	

NOTES:

^{1.} Unless otherwise noted, conditions and limits apply throughout the temperature range for which the particular device type is rated. The ground pin is the reference level for all applied and resultant voltages.

^{2.} Unless otherwise stated on individual data sheets.

^{3.} Typical characteristics refer to TA = +25°C and Vcc = +5.0V.

^{4.} MIN and MAX refer to the values listed in the data sheet table of recommended operating conditions.

^{5.} Standard refers to the totem-pole pull-up circuitry commonly used for the particular family, as distinguished from buffers, line drivers or 3-State outputs.


^{6.} The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit current, los-

Table 4. AC ELECTRICAL CHARACTERISTICS

SYMBOL				T _A = 0°C			
STMBOL	PARAMETER		TEST CONDITION	CL =	5.0V ± 10% = 50pF = 500Ω	UNIT	
				Min	Max]	
tpuH tpHL	Propagation delay D _n to Q _n		Waveform 2	2.0 2.0	12.0	ns	
tрын tрыц	Propagation delay E to Qn	7441.00=0	Waveform 1	3.0 3.0	14.0	ns	
tpzH tpzL	Output Enable time to High or Low level.	74ALS373	Waveform 4 Waveform 5	2.0 3.0	14.0	ns	
tpHZ tpLZ	Output Disable time to High or Low level	7	Waveform 4 Waveform 5	2.0 2.0	10.0	ns	
fMAX :	Maximum clock frequency		Waveform 1	50		MHz	
tplu tpHL	Propagation delay CP to Q _n	7441 5074	Waveform 1	3.0 4.0	12.0 14.0	ns	
tpzh tpzl	Output enable time to High or Low level	74ALS374	Waveform 4 Waveform 5	3.0 3.0	14.0	ns	
tpHZ tpLZ	Output Disable time to High or Low level		Waveform 4 Waveform 5	2.0	10.0	ns	

Table 5. AC SETUP REQUIREMENTS

SYMBOL	PARAMETER		TEST CONDITION	TA = 0°C V _{CC} = +! CL =	#iTS to +70°C 5.0V ± 10% 50pF 500Ω	UNIT
				Min	Max	
t _e (H) t _e (L)	Setup time D _n to E		Waveform 3	6.0 6.0		ns
t _h (H) t _h (L)	Hold time D _n to E	74ALS373	Waveform 3	6.0 6.0		ns
t _w (H)	E Pulse width, High		Waveform 1	10.0		ns
t _s (H) t _s (L)	Setup time D _n to CP		Waveform 3	6.0 6.0		ns
t _h (H) t _h (L)	Hold time D _n to CP	74ALSF374	Waveform 3	1.0 1.0		ns
t _w (H) t _w (L)	CP Pulse width, High or Low		Waveform 1	10.0 10.0		ns



TEST CIRCUITS AND WAVEFORMS


The 500 Ω load resistor, R_L to ground, as described in Figure 2, acts as a ballast to slightly load the totem-pole pull-up and limit the quiescent High state voltage to about +3.5V. Otherwise, an output would rise quickiv to about +3.5V, but then continue to rise very slowly up to about +4.4V. On the subsequent High-to-Low transition, the observed tpHL would vary slightly with duty cycle, depending on how long the output voltage was allowed to rise before switching to the Low state. Perhaps, more importantly, the 5000 resistor to ground can be a high-frequency, passive probe for a sampling scope, which costs much less than the equivalent highimpedance probe. Alternatively, the 5000load to ground can simply be a 450Ω resistor feeding into a 50Ω coaxial cable leading to a sampling scope input connector, with the internal 50Ω termination of the scope completing the path to ground. Note that with this scheme there should be a matching cable from the device input pin to the other input of the sampling scope; this also serves as a 50Ω termination for the pulse generator that supplies the input signal,


Figure 3, Test Circuit for 3-State Outputs, shows a second 500Ω resistor from the device output to a switch. For most measurements this switch is open; it is closed for measuring a device with Open-Collector outputs and for measuring one set of the Enable/Disable parameters (Low-to-OFF and OFF-to-Low) of a 3-State output. With the switch closed, the pair of 500Ω resistors and the +7.0V supply establish a quiescent high level of +3.5V, which correlates with the High level discussed in the preceding paragraph.

As shown in Figure 1, AC Waveforms, the disable times are measured at the point where the output voltage has risen or fallen by 0.3V from the quiescent level (i.e., Low for tp_Z or High for te_{HZ}).

Since the rising or falling waveform is RCcontrolled, the 0.3V of change is more linear and is less susceptible to external influences.

More importantly, from the system designer's point of view, 0.3V is adequate to ensure that a device output has turned OFF. It also gives system designers more realistic delay times to use in calculating minimum cycle times.





Good, high-frequency wiring practices should be used in constructing test jigs, Leads on the load capacitor should be as short as possible to minimize ripples on the output waveform transitions and to minimize undershoot. Generous ground metal (preferably a ground plane) should be used for the same reasons. A V_{CC} bypass capacitor should be provided at the test socket, also with minimum lead

lengths. Input signals should have rise and fall times of 2.0ns, and signal swing of 0V to +3.5V, 1.0MHz square wave is recommended for most propagation delay tests. The repetition rate must necessarily be increased for testing f_{MAX}. Two pulse generators are usually required for testing such parameters as setup time, hold time, recovery time, etc.

DC SYMBOLS AND DEFINITIONS

Voltages — All voltages are referenced to ground. Negative-voltage limits are specified as absolute values (i.e., ~10V is greater than ~1.0V).

Vcc Supply voltage: The range of power supply voltage over which the device is guaranteed to operate within the specified limits.

VIKMax Input clamp diode voltage: The most negative voltage at an input when the specified current is forced out of that input terminal. This parameter guarantees the integrity of the input diode intended to clamp negative ringing at the input terminal.

V_{IH} Input High voltage: The range of input voltages recognized by the device as a logic High.

VIHMin Minimum input High voltage: This value is the guaranteed input High threshold for the device. The minimum allowed input High in a logic system.

V_{IL} Input Low voltage: The range of input voltages recognized by the device as a logic Low.

V_{ILMax} Maximum input Low voltage: This value is the guaranteed input Low threshold for the device. The maximum allowed input Low in a logic system.

V_M Measurement voltage: The reference voltage level on AC waveforms for determining AC performance. Usually specified as 1.3V for the ALS family.

V_{OHMin}
Output High voltage: The minimum guaranteed High voltage at an output terminal for the specified output current I_{OH} and at the minimum V_{CC} value.

V_{OLMax}

Output Low voltage: The maximum guaranteed Low voltage at an output terminal sinking the specified load current I_{OL}.

V_{T+} Positive-going threshold voltage: The input voltage of a variable threshold device which causes operation according to specification as the input transition rises from below V_{T-} (Min).

V_T. Negative-going threshold voltage: The input voltage of a variable threshold device which causes operation according to specification as the input transition falls from above V_{T+} (Max).

Currents — Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of a device. All current limits are specified as absolute values.

Supply current: The current flowing into the V_{CC} supply terminal of the circuit with specified input conditions and open outputs. Input conditions are chosen to guarantee worst-case operation unless specified.

Input leakage current: The current flowing into an input when the maximum allowed voltage is applied to the input. This parameter guarantees the minimum breakdown voltage for the input.

I_{IH} input High current: The current flowing into an input when a specified High-level voltage is applied to that input.

Input Low current: The current flowing out of an input when a specified Low-level voltage is applied to that input.

Output current: The output current that is approximately one half of the true short-circuit output current (los).

10

lon

lou

los

IOZH

Output High current: The leakage current flowing into a turned off Open-Collector output with a specified High output voltage applied. For devices with a pull-up circuit, the I_{OH} is the current flowing out of an output which is in the High state.

Output Low current: The current flowing into an output which is the Low state.

Output short-circuit current: The current flowing out of an output which is in the High state when that output is short circuit to ground.

Output off current High: The current flowing into a disabled 3-State output with a specified High output voltage applied. Output off current Low: The current flowing out of a disabled 3-State output with a specified Low output voltage applied.

AC SYMBOLS AND DEFINITIONS

OZL

tpH2

tpLZ

t_{PZH}

tPZL

f_{MAX}

Maximum clock frequency: The maximum input frequency at a Clock input for predictable performance. Above this frequency the device may cease to function.

tpLH Propagation delay time: The time between the specified reference points on the input and output waveforms with the output changing from the defined Low level to the defined High level.

tpHL Propagation delay time: The time between the specified reference points on the input and output waveforms with the output changing from the defined High level to the defined Low level.

Output disable time from High level of a 3-State output: The delay time between the specified reference points on the input and output voltage waveforms with the 3-State output changing from the High level to a high-impedance "OFF" state.

Output disable time from Low level of a 3-State output: The delay time between the specified reference points on the input and output voltage waveforms with the 3-State output changing from the Low level to a high-impedance "OFF" state.

Output enable time to a High level of a 3-State output: The delay time between the specified reference points on the input and output voltage waveforms with the 3-State output changing from a high-impedance "OFF" state to High level.

Output enable time to a Low level of a 3-State output: The delay time between the specified reference points on the input and output voltage waveforms with the 3-State output changing from a high-impedance "OFF" state to Low level.

- th Hold time: The interval immediately following the active transition of the timing pulse (usually the Clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its continued recognition. A negative hold time indicates that the correct logic level may be released prior to the active transition of the timing pulse and still be recognized.
- t_s **Setup time:** The interval immediately preceding the active transition of the timing pulse (usually the Clock pulse) or preceding the transition.
- sition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its recognition. A negative setup time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.

tTLH

t_{THL}

tr. tr

- Pulse width: The time between the specified reference points on the leading and trailing edges of a pulse.
- Recovery time: The time between the reference point on the trailing edge of an asynchronous input control pulse and the reference

TREC

- point on the activating edge of a synchronous (Clock) pulse input such that the device will respond to the synchronous input.
- Transition time, Low-to-High: The time between two specified reference points on a waveform, normally 10% and 90% points, that is changing from Low to High.
- Transition time, High-to-Low: The time between two specified reference points on a waveform, normally 90% and 10% points, that is changing from High to Low.
- Clock input rise and fall times: 10% to 90% value.

Design Considerations

INTRODUCTION

The properties of ALS logic circuits dictate that care be taken in the design and layout of a system.

Some general design considerations are included in this section. This is not intended to be a thorough guideline for designing ALS systems, but a reference for some of the constraints and techniques to be considered when designing a high-speed system.

HANDLING PRECAUTIONS

As described in the Circuit Characteristics section, ALS devices are susceptible to damage from electrostatic discharge (ESD).

- Signetics ALS devices are shipped in conducting foam or anti-static tubes and foil-lined boxes to minimize ESD during shipment and unloading.
- Before opening the shipment of ALS devices, make sure that the individual is grounded and all handling means (such as tools, fixtures, and benches) are grounded.
- After removal from the shipping material, the leads of the ALS devices should always be grounded. In other words, ALS devices should be placed leads-down on a grounded surface, since ungrounded leads will attract static charge.
- Do not insert or remove devices in sockets with power applied. Ensure that power supply transients, such as occur during power turn on-off, do not exceed absolute maximum ratings.
- After assembly on PC boards, ensure that ESD is minimized during handling, storage or maintenance.
- ALS inputs should never be left floating on a PC board. This precaution applies to any TTL family. As a temporary measure, a resistor with a resistance greater than 10kΩ should be soldered on the open input. The resistor will limit accidental damage if the PC board is removed and brought into contact with static-generating materials.

INPUT CLAMPING

ALS circuits are provided with clamp diodes on the device inputs to minimize negative ringing effects. These diodes should not be used to clamp negative DC voltages or long-duration, negative pulses.

December 1988

UNUSED INPUTS

Proper digital design rules dictate that all unused inputs on TTL devices be tied either High or Low. This is especially important with ALS logic.

Electrically-open inputs can degrade AC noise immunity as well as the switching speed of the device. Tying inputs to V_{CC} or GND, directly or through a resistor, protects the device from in-circuit electrostatic damage.

ALS devices do not require an input resistor to tie the input High. Inputs can be connected directly to $V_{\rm CC}$ as well as ground.

Possible ways of handling unused inputs are:

- Unused active-High NAND or AND inputs to V_{CC}. The inputs should be maintained at a voltage greater than 2.7V, but should not exceed the absolute maximum rating.
- Connect unused active-High NOR or OR inputs to ground.
- Tie unused active-High NAND or AND inputs to a used input of the same gate, provided that the High-level fanout of the driving circuit is not impaired.
- Connect the unused active-High NAND or AND inputs to the output of an unused gate that is forced High.

MIXING ALS WITH OTHER TTL FAMILIES

Mixing the slower TTL families such as 74 and 74LS with the higher speed families such as 74ALS is possible but must be done with caution. Each family of TTL devices has unique input and output characteristics optimized to achieve the desired speed or power features.

The speed/power characteristics of the ALS devices are achieved partially by the internal rise and fall times, as well as those at input and output nodes. These transitions can cause noise of various types in a system. Power and ground line noise are generated by the transitions of the current in the output load capacitance. Signal line noise can also be generated by the output transitions.

The noise generated by ALS devices can be minimized in systems designed with shorter signal lines, good ground planes, well-by-passed power distribution networks, layouts that minimize adjacent signal lines that run parallel, and improved impedance matching in signal lines to reduce transmission line-type reflections.

INPUT LOADING AND OUTPUT DRIVE COMPARISON

The logic levels of all TTL products are fully compatible with each other. However, the input loading and output drive characteristics of each family are different and must be taken into consideration when mixing them in a system. Table 1 shows the relative drive capabilities of each family for commercial temperature and voltage ranges.

INPUT-OUTPUT LOADING AND FAN-OUT TABLE

For convenience in system design, the inputoutput loading and fan-out characteristics of each circuit are specified in terms of unit loads and actual load value. One ALS Unit Load (U.L.) in the High state is defined as 20 µA; thus both the input High leakage current, I_{IH}, and output High current-sourcing capability, I_{OH}, are normalized to 20 µA.

Similarly, one ALS Unit Load (U.L.) in the Low state is defined as 0.1 mA and both the input Low current, I_{IL} , and the output Low currentsinking capability, I_{OL} , are normalized to 0.1 mA.

For added convenience, the actual load value in amperes is listed in the column adjacent to U.L.

CLOCK PULSE REQUIREMENTS

Aff ALS Clock inputs are buffered to increase their tolerance of slow positive-clock edges and heavy ground noise. Nevertheless, the rise time on positive-edge-triggered devices should be less than the nominal clock-to-output delay time measured between 0.8V to 2.0V levels of the clock driver for added safety margin against heavy ground noise. Not only a fast rising, clean Clock pulse is required, but the path between the clock drive and clock input of the device should be well-shielded from electromagnetic noise.

ALS OUTPUTS TIED TOGETHER

The only ALS outputs that are designed to be tied together are Open-Collector and 3-State outputs. Standard ALS outputs should not be tied together unless their logic levels will always be the same; either all High or all Low. When connecting Open-Collector or 3-State outputs together, some general guidelines must be observed.

Design Considerations

Table 1. Loading Comparisons

DRIVEN DEVIC	E FAMILY	74F	74F (NPN)	74LS	74	748	74ALS				
Driving Device	I _{OL} (Min)	i _{II.} (Max)									
Family			20μA	0.4mA	1.6mA	2.0mA	0.1mA				
			Mana	mum Numbe	r of Loads Di	iven					
74F	20mA	33	1,000	50 ·	12.5	10	200				
74F (NPN)	64mA	106	3,200	160	40	32	640				
74LS	8mA	13	400	20	5	4	80				
74LS Buffer	24mA	40	1,200	60	15	12	240				
74	16mA	26 .	800	40	10	8	160				
74 Buffer	40mA	78	2,400	120	30	24	400				
745	20mA	33	1,000	50	12.5	10	200				
74S Buffer	60mA	100	3,000	150	37.5	30	600				
74ALS	8mA	13	400	20	5	4	80				
74ALS Buffer	24mA	40	1,200	60	15	12	240				
74ALS -1 version	48mA	80	2,400	120	30	24	480				

Open-Collector Outputs

These devices must be used whenever two or more OR-tied outputs will be at opposite logic levels at the same time. These devices must have a pull-up resistor (or resistors) added between the OR-tie connector and V_{CC} to establish an active-High level. Only special high-voltage buffers can be tied to a higher voltage than V_{CC}. The minimum and maximum size of the pull-up resistor is determined as follows:

is follows:
R (Min) =
$$\frac{V_{CC} (Max) - V_{OL}}{I_{OL} - N_2 (I_{IL})}$$

R (Max) = $\frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$

where: toL

Minimum I_{OL} guarantee or OR-tied elements.

N₂ (I_{IL}) = Cumulative maximum input Low current for all inputs tied to OR-tie connection.

N₁ (I_{OH}) = Cumulative maximum output High leakage current for all outputs tied to OR-tie connection.

N₂ (I_{IH}) = Cumulative maximum input High leakage current for all inputs tied to OR-tie connection.

If a resistor divider network is used to provide the High level, the R (Max) must be decreased enough to provide the required [(VOH/R (pull-down)] current.

3-State Outputs

3-State outputs are designed to be tied together, but are not designed to be active simultaneously. In order to minimize noise and protect the outputs from excessive power dissipation, only one 3-State output should be active at any time. This generally requires that the output enable signals be non-overtapping. When TTL decoders are used to enable 3-State outputs, the decoder should be disabled while the address is being changed. Since all TTL decoder outputs are subject to decoding spikes, non-overtapping signals cannot normally guarantee when the address is changing.

Since most 3-State output enable signals are active-Low, shift registers or edge-triggered storage registers provide good output enable buffers. Shift registers with one circulating Low bit, such as the 'ALS164 is ideal for sequential enable signals. The 'ALS174 or 'ALS273 can be used to buffer enable signals from TTL decoders or microcode (ROM) devices. Since the outputs of these registers will change from Low-to-High faster than from High-to-Low, the selection of one device at a time is assured.

GND

Good system design starts with a well thought out ground layout. Try to use ground plane if possible. This will save headaches later on. If ground strip is used, try to reduce ground path in order to minimize ground inductance. This prevents crosstalk problems. Quite often, jumper wire is used for connecting to ground at the breadboarding stage, but a solid ground must be used even at the breadboarding stage.

V_{CC}

Typical dynamic impedance of un-bypassed V_{CC} runs from 50Ω to 100Ω , depending on V_{CC} and GND configuration. This is why a sudden current demand, due to an IC output switching, can cause momentary reduction in V_{CC} unless a bypass (decoupling) capacitor is located near V_{CC} .

Not only is there a sudden current demand due to output switching transient, there is also a heavy current demand by the buffer driver. Assuming the buffer output sees a 50Ω dynamic load and the buffer Low-to-High transition is 2.5V, the current demand is 50mA per buffer. If it is an octal buffer, the current demand could be 0.4mA per package in 3ns time!

The next step is to figure out the capacitance requirement for each bypass capacitor. Using the previously-mentioned octal buffer and assuming the V_{CC} droop is 0.1V, then C is:

$$C = \frac{0.4A \times 3 \times 10^{-9} \text{ sec}}{0.1V} = 12 \times 10F^{-9}$$
$$= 0.012 \text{ uF}$$

This formula is derived as follows: cQ = CV

by differentiation:

$$\frac{\Delta Q}{\Delta t} = C \frac{\Delta V}{\Delta t}$$

Since
$$\frac{\Delta Q}{\Delta t} = I$$

the equation becomes $I = C \frac{\Delta t}{\Delta t}$

December 1988

Design Considerations

hence,
$$C = \frac{I\Delta t}{\Delta V}$$

Select the C bypass ≥ 0.02 µF and try to use a high-quality RF capacitor. Place one bypass capacitor for each buffer and one bypass capacitor every two other types of IC packages. Make sure that the leads are cut as short as possible.

In addition, place bypass capacitors on a board to take care of board-level current transients.

CROSS TALK

The best way to handle cross talk is to prevent it from occurring in the first place;

quick-fixes are troublesome and costly. To prevent cross-talk, maximize spacing between signal lines and minimize spacing between signal lines and ground lines. Preferably, place ground lines between signal lines. For added precaution, add a ground trace alongside either the potential cross-talker or the cross-listener.

For backplane or wire-wrap, use twisted pair for sensitive functions such as clocks, asynchronous set or reset, or asynchronous parallel load. In flat cable, make every other conductor ground.

For multilayer P.C. boards, run signal lines in adjacent planes perpendicular to prevent

magnetic coupling, and limit capacitive coupling. Use power shield (V_{CC} or ground plane) in between signal planes.

Since any voltage change, noise or otherwise, arriving at the unterminated end of transmission lines double in amplitude, even a partially terminated line reduces the amplitude of the signal (noise or otherwise) appearing at the end of the line; therefore, using a terminating resistor whose value is equal to the line characteristics impedance will help reduce cross-talk.



Section 5 74ALS Series Data Sheets

MDEX

74ALS00A	Quad 2-Input NAND Gates	. 5-3
74ALS02	Quad 2-Input NOR Gates	. 5-6
74ALS04B	Hex Inverters	. 5-9
74ALS08	Quad 2-Input AND Gates	
74ALS10A	Triple 3-Input NAND Gates	5-15
74ALS11A	Triple 3-Input AND Gates	5-18
74ALS20A	Dual 4-Input NAND Gates	5-21
74ALS27	Triple 3-Input NOR Gates	5-24
74ALS30A	8-Input NAND Gate	5-27
74ALS32	Quad 2-Input OR Gates	5-30
74ALS38A	Quad Two-Input NAND Buffer (Open Collector)	5-33
74ALS74A	Dual D-Type Flip-Flops with Set and Reset	5-36
74ALS86	Quad 2-Input Exclusive-Or Gates	5-41
74ALS109A	Dual JK Positive Edge-Triggered Flip-Flops	
	with Set and Reset	5-44
74ALS112A	Dual JK Negative Edge-Triggered Flip-Flop	5-49
74ALS138	1-of-8 Decoder/Demultiplexer	
74ALS139	Dual 1-of-4 Decoder/Demultiplexer	
74ALS151	8-Input Multiplexer	5-62
74ALS153	Dual 4-Input Multiplexer	5-66
74ALS157/	Quad 2-Input Data Selector/Multiplexer, NINV .	
74ALS158	Quad 2-Input Data Selector/Multiplexer, INV	5-70
74ALS161B/	4-Bit Binary Counter, Asynchronous Reset	
74ALS163B	4-Bit Binary Counter, Synchronous Reset	5-74
74ALS164	8-Bit Serial-In Parallel-Out Shift Register	5-82
74ALS174	Hex D Flip-Flops	
74ALS175	Quad D Flip-Flops	5~91
74ALS191	Up/Down Binary Counter with Reset and	
	Ripple Clock	5-95
74ALS193	Synchronous Presettable 4-Bit Binary Counter	
	with Separate Up/Down Clocks	5-101
74ALS240A/240A-1	Octal Inverter Buffer (3-State)	5-107
74ALS241A/241A-1		5-111
74ALS244A/244A-1	Octal Buffer (3-State)	5-115
74ALS245A/245A-1	Octal Bus Transceivers (3-State)	5-119
74ALS251	8-Input Multiplexer (3-State)	5-123
74ALS253	Dual 4-Input Multiplexer (3-State)	5-128
74AL\$257/	Quad 2-Input Data Selector/Multiplexer,	
		5-132
74ALS258	Quad 2-Input Data Selector/Multiplexer,	
		5-132
74ALS273	Octal D Flip-Flop	5-137
74ALS373/	Octal Transparent Latch (3-State)	5-142
74ALS374	Octal D Flip-Flop (3-State)	5-142

Section 5 74ALS Series

74ALS377	Octal D Flip-Flop with Enable	5-149
74ALS543/543-1/	Octal Registered Transceiver, NINV (3-State)	5-154
74ALS544/544-1	Octal Registered Transceiver, INV (3-State) .	5-154
74ALS563A/	Octal Tansparent Latch, INV (3-State)	5-161
74ALS564A	Octal D Flip-Flop, INV (3-State)	5-161
74ALS573B/	Octal Transparent Latch (3-State)	5-168
74ALS574A	Octal D Flip-Flop (3-State)	5-168
74ALS620A/620A-1	Octal Bus Transceiver, INV (3-State)	5-175
74ALS623A/623A-1	Octal Bus Transceiver, NINV (3-State)	5-175
74ALS645A/645A-1	Octal Bus Transceivers (3-State)	5-181
74ALS646/646-1/	Octal Transceiver/Register, NINV (3-State)	5-185
74ALS648/648-1	Octal Transceiver/Register, INV (3-State)	5-185
74ALS651/651-1/	Octal Transceiver/Register, INV (3-State)	5-192
74ALS652/652-1	Octal Transceiver/Register, NINV (3-State)	5-192

74ALSOOA Quad 2-Input NAND Gates

Product Specification

FUNCTION TABLE

INP	JTS	OUTPUT
A	В	Y
н	Н	L
L	X	н
X	Ĺ	н

NOTES:

H = High voltage level

L = Low voltage level

X = Don't care

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS00A	4.0 ns	1.0 mA

ORDERING INFORMATION


PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic DIP	74ALSOOAN
14-Pin Plastic SO	74ALS00AD


INPUT AND OUTPUT LOADING AND FAN-OUT TARLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
nA, nB	Data inputs	1.0/1.0	20μΑ/0.1mA
n♥	Data Output	20/80	0,4mA/8mA

NOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.





March 18, 1987

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
IN	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
OUT	Current applied to output in Low output state	16	mA
TA	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER			111/17	
SYMBOL		Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.5	5.0	5.5	٧
V _{IH}	High-level input voltage	2.0			٧
V _{IL}	Low-level input voltage			8.0	٧
! _K	Input clamp current			-18	mA
I _{DH}	High-level output current			-0,4	mA
OL	Low-level output current			8	mA
TA	Operating free-air temperature range	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					LIMITS			}
SYMBOL	PARAMETER		TEST CONDITION	18'	Min	Typ ²	Max	UNIT
V _{OH}	High-level output voltage		$V_{CC} \pm 10\%$, $V_{IL} = MAX$, $V_{IH} = M$	IIN, I _{OH} = MAX	V _{CC} - 2			٧
V	1 and larged autout visitings		V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 4mA		0.25	0.4	٧
V _{OL}	Low-level output voltage		V _{IH} = MIN	I _{OL} = 8mA		0.35	0.5	٧
V _{IK}	Input clamp voltage		V _{CC} = MIN, 1 ₁ = 1 _{IK}				-1.5	٧
l ₁	Input current at maximum input voltage		V _{CC} = MAX, V ₁ = 7.0V				0.1	mA
i _{IH}	High-level input current		V _{CC} = MAX, V _I = 2.7V				20	μA
1 _{IL}	Low-level input current		V _{CC} = MAX, V ₁ = 0.4V				-0.1	mA
lo	Output current ³		V _{CC} = MAX, V _O = 2.25V		-30		-112	mA
1 _{cc}	Supply current (total)	I _{CCH}	V _{CC} = MAX	V ₁ = 0V		0.5	0.85	m/
.00		CCL	1	V ₁ = 4.5V		1.5	3.0	m/


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, I_{OS}.


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	T _A = 0°0 V _{CC} = R ₁ :	IMITS C to +70°C SV ±10% = 500Ω = 50pF	UNIT
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay nA or nB to nŸ	Waveform 1	2.0 2.0	11.0 8.0	ns

AC WAVEFORM



TEST CIRCUIT AND WAVEFORMS



74ALS02 Quad 2-Input NOR Gates

Product Specification

FUNCTION TABLE

INPL	JTS	OUTPUT
A	В	Ÿ
Н	X	L
X	н	L
L	L	н

NOTES:

H = High voltage level

L = Low voltage level

X = Don't care

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS02	4.0 ns	1.0 mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic DIP	74ALS02N
14-Pin Plastic SO	74ALS02D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
nA, nB	Data inputs	1.0/1.0	20μA/0.1mA
n₹	Data Output	20/80	0.4mA/8mA


NOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



November 4, 1986

5-6

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
Vour	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
OUT	Current applied to output in Low output state	16	mA
TA	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

CVMBOI			LIMITS		
SYMBOL	PARAMETER	Min	Nom	Max	UNIT
v _{cc}	Supply voltage	4.5	5.0	5.5	٧
V _{IH}	High-level input voltage	2.0			٧
V _{IL}	Low-level input voltage			0.8	٧
l _{ik}	input clamp current			-18	mA
1 _{OH}	High-level output current			-0.4	mA
OL	Low-level output current	7		8	mA
TA	Operating free-air temperature range	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

OVMBOL	DARAMETER			a1		UMITS	3	
SYMBOL	PARAMETER		TEST CONDITI	ONS.	Min Typ ² Max		Max	UNIT
VOH	High-level output voltage		V _{CC} ± 10%, V _{IL} = MAX, V _{IH} =	MIN, 1 _{OH} = MAX	V _{CC} - 2			V
V _{OL}	Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 4mA		0.25	0.4	V
*OL	con-letel output tokage		V _H = MIN	I _{OL} = 8mA		0.35	0.5	٧
V _{IK}	Input clamp voltage	,	V _{CC} = MIN, 1, = 1 _{IK}				-1.5	٧
i,	Input current at maximum input voltage	, ,	V _{CC} = MAX, V ₁ = 7.0V		1		0.1	mA
I _{IH}	High-level input current		V _{CC} = MAX, V ₁ = 2.7V				20	μА
I _{IL}	Low-level input current		V _{CC} = MAX, V _j = 0.4V				-0.1	mA
l _o	Output current ³		V _{CC} = MAX, V _O = 2.25V		-30		-112	mA
Icc	Supply current (total)	I _{CCH}	V _{CC} = MAX	V _I = 0V		0.86	2.2	mA
~	, , , , , , , , , , , , , , , , , , , ,	CCL	,	V ₁ = 4.5V		2.16	4.0	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


2. All typical values are at V_{CC} = 5V, T_A = 25°C.

3. The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, t_{OS}.


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	T _A = 0°C V _{CC} = 1 R ₁ =	IMITS to +70°C 5V ±10% : 500Ω : 50pF	UNIT
			Min	Max	
t _{PLH} VPHL	Propagation delay nA or nB to nV	Waveform 1	2.0 2.0	12.0 10.0	ns

AC WAVEFORM



TEST CIRCUIT AND WAVEFORMS




DEFINITIONS

R_i = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



74ALS04B Hex Inverters

Product Specification

FUNCTION TABLE

INPUT	OUTPUT
Α	Ÿ
L	Н
н	L

NOTES:

H = High voltage level L = Low voltage level

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS04B	3.5 ns	2.0 mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C	
14-Pin Plastic DIP	74ALS04BN	
14-Pin Plastic SO	74ALS04BD	


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
nA	Data input	1.0/1.0	20μA/0.1mA
nΨ	Data Output	20/80	0.4mA/8mA


NOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



November 4, 1986

Hex Inverters

74ALS04B

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
Vcc	Supply voltage	-0.5 to +7.0	V
VIN	Input voltage	-0.5 to +7.0	V
IN	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
OUT	Current applied to output in Low output state	16	mA
TA	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

CVMDOI	DA GALATTER	LIMITS			
SYMBOL	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.5	5.0	5.5	٧
V _{IH}	High-level input voltage	2.0			٧
V _{IL}	Low-level input voltage			0.8	V
I _K	Input clamp current			-18	mA
ОН	High-level output current			-0.4	mA
OL	Low-level output current			8	mA
TA	Operating free-air temperature range	0		70	•℃

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				1		LIMITS	3	
SYMBOL	PARAMETER		TEST CONDITIONS ¹		Min	Typ ²	Max	UNIT
V _{OH}	High-level output voltage	··	V _{CC} ± 10%, V _{IL} = MAX, V _{IH} =	MIN, I _{OH} = MAX	V _{CC} - 2			٧
VoL	Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 4mA		0.25	0.4	٧
OL	Low-level sorbul voltage		V _{IH} = MIN	I _{OL} = 8mA		0.35	0.5	V
V _{IK}	input clamp voltage		V _{CC} = MIN, I ₁ = I _{IK}				-1.2	٧
l _i	Input current at maximum input voltage		V _{CC} = MAX, V _I = 7.0V				0.1	mA
I _{BH}	High-level input current		V _{CC} = MAX, V ₁ = 2.7V				20	μA
I _{IL}	Low-level input current	Low-level input current		V _{CC} = MAX, V _I = 0.4V			-0.1	mA
10	Output current ³	out current ³ V			-30		-112	mA
Icc	Supply current (total)	ССН	V _{CC} = MAX	V _I = 0V		0.75	1.1	mA
· w	,	I _{CCL}]	V ₁ = 4.5V		3.2	4.2	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.

3. The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, t_{OS}.


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	T _A = 0°C V _{CC} = 5 R _L =	IMITS 0 to +70°C 5V ±10% 1 500Ω 1 50pF	UNIT
]			Min	Max	
t _{PLH} t _{PHL}	Propagation delay nA to n♥	Waveform 1	2.0 2.0	11.0 8.0	ns

AC WAVEFORM



TEST CIRCUIT AND WAVEFORMS



74ALS08 **Quad 2-Input AND Gates**

Product Specification

FUNCTION TABLE

Column 2 app 42

INP	лs	OUTPUT
A	В	Y
Н	Н	Н
L	X	L
Х	L	L

NOTES:

H = High voltage level L = Low voltage level

X = Don't care

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS08	5.0 ns	1.8 mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +78°C	
14-Pin Plastic DIP	74ALS08N	
14-Pin Plastic SO	74ALS08D	


INPUT AND OUTPUT LOADING AND FAN-OUT TARLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW 20µA/0.1mA	
nA, nB	Data inputs	1.0/1.0		
nΥ	Data Output	20/80	0.4mA/8mA	


NOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state,


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



November 4, 1986

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
IN	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
lout	Current applied to output in Low output state	16	mA
TA	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL			LIMITS			
	PARAMETER	Min	Nom	Mex	TIMU	
V _{CC}	Supply voltage	4.5	5.0	5.5	٧	
V _{IH}	High-level input voltage	2.0			٧	
V _{IL}	Low-level input voltage			0.8	٧	
I _K	Input clamp current			-18	mA	
LOH	High-level output current			-0.4	mA	
loL	Low-level output current			8	mA	
TA	Operating free-air temperature range	0		70	°C	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					LIMITS			
SYMBOL	PARAMETER		TEST CONDITIONS ¹		Min	Typ ²	Max	UNIT
V _{OH}	High-level output voltage		V _{CC} ± 10%, V _R = MAX, V _H =	V _{CC} ± 10%, V _{IL} = MAX, V _{IH} = MIN, I _{OH} = MAX				٧
v	t and level and and and and		V _{CC} = MIN, V _R = MAX,	I _{OL} = 4mA		0.25	0.4	٧
VOL	Low-level output voltage		V _H = MIN I _{OL} = 8mA			0.35	0.5	٧
V _{IK}	Input clamp voltage		V _{CC} = MIN, I ₁ = I _{IK}				-1.5	V
l _i	Input current at maximum input voltage)	V _∞ = MAX, V _I = 7.0V				0.1	mA
1#4	High-level input current		V _{CC} = MAX, V ₁ = 2.7V				20	μΑ
1 _{fL}	Low-level input current		V _{CC} = MAX, V _I = 0.4V				-0.1	mA
l ₀	Output current ³		V _{CC} = MAX, V _O = 2.25V		-30		-112	mA
Icc	Supply current (total)	1 _{CCH}	V _{CC} = MAX	V ₁ = 4.5V		1.3	2.4	mA
·cc		loca.		V _I = 0V		2.2	4.0	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

3. The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, I_{CS} .

AC ELECTRICAL CHARACTERISTICS


SYMBOL	PARAMETER	TEST CONDITIONS	T _A = 0°C V _{CC} = 5 R ₁ =	LIMITS T _A = 0°C to +70°C V _{CC} = 5V ±10% R _L = 500Ω C _L = 50pF	
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay nA or nB to nY	Waveform 1	2.0 3.0	14.0 10.0	ns

AC WAVEFORM



TEST CIRCUIT AND WAVEFORMS

pulse generators.



74ALS10A Triple 3-Input NAND Gates

Product Specification

FUNCTION TABLE

	INPUTS		OUTPUT
A	В	С	Ÿ
Н	Н	Н	L
L	X	×	н
Х	L	×	H
×	×	L	н

NOTES:

H = High voltage level L = Low voltage level

X = Don't care

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS10A	4.0 ns	1.0 mA

ORDERING INFORMATION


PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic DIP	74ALS10AN
14-Pin Plastic SO	74ALS10AD

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
nA, nB, nC	Data inputs	1.0/1.0	20μA/0.1mA
nΨ	Data Output	20/80	0.4mA/8mA

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



November 4, 1986

Service ... ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
VIN	Input voltage	-0.5 to +7.0	. V
IN	Input current	-30 to +5	mA
V _{O⊎T}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
OUT	Current applied to output in Low output state	16	mA
TA	Operating free-air temperature range	0 to +70	•c
TSTG	Storage temperature	-85 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	No.				
	PARAMÉTER	Min	Nom	Mex	UNIT
V _{CC}	Supply voltage	4.5	5.Q	5.5	V
V _H	High-lavel input voltage	2.0			٧
V _{IL}	Low-level input voltage			0.8	٧
!ĸ	Input clamp current			-18	mA
I _{OH}	High-level output current			-0.4	mA
OL	Low-level output current	1.		8	mA
TA	Operating free-air temperature range	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER		TEST CONDITIONS ¹			LIMITS		
SYMBOL.						Typ ²	Max	UNIT
V _{OH}	High-level autput voltage		V _{CC} ± 10%, V _{IL} = MAX, V _{IH} = MIN, I _{OH} = MAX		V _{OC} - 2			٧
v	Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 4mA		0.25	0.4	V
V _{OF}	Low-level output voitage		V _{IH} = MIN	I _{OL} = 8mA	1	0.35	0.5	V
V _{IK}	Input clamp voltage	٧.	V _{CC} = MIN, I ₁ = I _{IK}	*		4	-1.5	,V
l _i	Input current at maximum input voltage	;	V _{CC} = MAX, V _I = 7.0V	• :			0.1	mA
I _H	High-level input current		V _{CC} = MAX, V _i = 2.7V				20	μА
I _{IL}	Low-level input ourrent		V _{CC} = MAX, V _I = 0.4V				-0.1	mA
lo	Output current3:		V _{CC} = MAX, V _O = 2.25V		-30		-112	mA
1 _{cc}	Supply current (total)	ICCH	V _{CC} = MAX	V ₁ = 0 V: (E-		0.5	0.6	mA
.00		CGL		V, = 4.5V.		-1,6	2.2	mA


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.


3. The output conditions have been chosen to produlpe current that closely approximates one half of the true short-circuit eutput surrent, los

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER (1)	TEST CONDITIONS	LIMITS T _A = 0°C to +70°C V _{CC} = 5V ±10% R _L = 500Ω C _L = 50pF		UNIT
	-		Min	Max	
t _{PLH}	Propagation delay nA, nB, nC to nY	Waveform 1	2.0 2:0	11.0 10.0	ns







74ALS11A Triple 3-Input AND Gates

Product Specification

FUNCTION TABLE

officially of the state of

INPUTS			OUTPUT
A	В	C	Y
Н	Н	Н	Н
L	X	X	L
X	L	X	L
X	X	L	L

NOTES:

H = High voltage level

L = Low voltage level

X = Don't care

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS11A	5.5 ns	1.3 mA

ORDERING INFORMATION


PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
4-Pin Plastic DIP	74ALS11AN
4-Pin Plastic SO	74ALS11AD

INPUT AND OUTPUT LOADING AND FANCIST TARKE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
nA, nB, nC	Data inputs	1.0/1.0	20μΑ/0.1mA
nΥ	Data Output	20/80	0.4mA/8mA


One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL V_{CC} = Pin 14 GND = Pin 7

LOGIC SYMBOL (IEEE/IEC)



September 21, 1988

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
VIN	Input voltage	-0.5 to +7.0	V
IN	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
lout	Current applied to output in Low output state	16	mA
T _A	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL			LIMITS			
	PARAMETER	Min	Nom	Mex	UNIT	
V _{CC}	Supply voltage	4.5	5.0	5.5	٧	
V _{IH}	High-level input voltage	2.0			٧	
V _{IL}	Low-level input voltage			0.8	٧	
1 _K	Input clamp current			-18	mA	
Тон	High-level output current			-0.4	mA	
loL	Low-level output current			8	mA	
TA	Operating free-air temperature range	0		70	•€	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					LIMITS			
SYMBOL	MBOL PARAMETER		TEST CONDITIONS ¹		Min	Typ ²	Max	UNIT
V _{OH}	High-level output voltage		V _{CC} ± 10%, V _{IL} = MAX, V _{IH} = MIN, I _{OH} = MAX		V _{CC} 2			٧
			V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 4mA		0.25	0.4	V
VoL	Low-level output voltage		V _{IH} = MIN	I _{OL} = 8mA		0.35	0.5	٧
V _{IK}	input clamp voltage		V _{CC} = MIN, I _I = I _{IK}				-1.5	٧
l ₁	Input current at maximum input voltage		V _{CC} = MAX, V _I = 7.0V				0.1	m/
I _{IH}	High-level input current		V _{CC} = MAX, V _i = 2.7V				20	μA
1 _K	Low-level input current		V _{CC} = MAX, V _I = 0.4V				-0.1	m/
l _o	Output current ³		V _{CC} = MAX, V _O = 2.25V		-30		-112	m/
l _{oc}	Comply assent (total)	CCH	V _{CC} = MAX	V ₁ = 4.5V		1.0	1.8	m/
	Supply current (total)		- CC - 11121	V ₁ = 0V		2.0	3.0	m/

NOTES


^{1.} For conditions shown as MiN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, t_{OS}.


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	T _A = 0°C V _{CC} = R ₁ =	LIMITS T _A = 0°C to +70°C V _{CC} = 5V ±10% R _L = 500Ω C _L = 50pF		
			Min	Max]	
^t PLH ^t PHL	Propagation delay nA, nB, nC to nY	Waveform 1	2.0 2.0	13.0 10.0	ns	

AC WAVEFORM



TEST CIRCUIT AND WAVEFORMS




DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_E = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_{T} = Termination resistance should be equal to <math>Z_{OUT}$ of pulse generators.



Input Puise Definition

FAMILY	INF	INPUT PULSE REQUIREMENTS				
, , , , ,	Amplitude	Rep. Rate	t _w	t _{TLH}	t _{THL}	
74ALS	3.5V	1MHz	500ns	2.0ns	2.0ns	

74ALS20A Dual 4-Input NAND Gates

Product Specification

FUNCTION TABLE

	INP	JTS		OUTPUT
A	В	С	D	7
Н	Н	Н	H	L
L	×	X	X	н
×	L	X	X	Ĥ
X	×	L	x	н
×	X	X	L	Н

NOTES:

H = High voltage level

L = Low voltage level

X = Don't care

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS20A	4.5 ns	0.65 mA

ORDERING INFORMATION

V _{CC} = 5V±10%; T _A = 0°C to +70°C
74ALS20AN
74ALS20AD


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
nA, nB, nC, nD	Data inputs	1.0/1.0	20μΑ/0.1mA
Pn	Data Output	20/80	0.4mA/8mA


NOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



November 4, 1986

Att the transfer

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

i			
SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
VIN	Input voltage	-0.5 to +7.0	
IN	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
OUT	Current applied to output in Low output state	16	mA
T _A	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	_	LIMITS			
	CARAMETER	Min	Nom	Max	UNIT	
v _{cc}	Supply voltage	4.5	5.0	5.5	V	
V _{IH}	High-level input voltage	2.0			V	
V _{IL}	Low-level input voltage			0.8		
I _K	Input clamp current			-18	mA	
Гон	High-level output current			-0.4	mA	
laL	Low-level output current			8	mA	
TA	Operating free-air temperature range	0		70	°C	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST COMPTTONS		LIMITS			
	ramatan	FARAMETER .		TEST CONDITIONS ¹			Max	וואט
V _{OH}	High-level output voltage		V _{CC} ± 10%, V _{IL} = MAX, V _{BI} =	MIN, I _{OH} = MAX	V _{oc} - 2	Typ ²		٧
VoL	Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 4mA		0.25	0.4	V
u			V _{IH} = MIN	I _{OL} = 8mA		0.35	0.5	V
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}				-1.5	V
l _l	Input current at missimum input voltage		V _{CC} = MAX, V _I = 7.0V				0.1	mA
i _H	High-level input current		V _{CC} = MAX, V ₁ = 2.7V				20	μĀ
IIL	Low-level input current		V _{CC} = MAX, V _I = 0.4V		 		-0.1	mA
10	Output current ³		V _{CC} = MAX, V _C = 2.25V		-30		-112	mA
1 _{cc}	Supply current (Iotal)	I _{COH}	V _{CC} = MAX	V ₁ = 0V		0.3	0.4	mA
-		CCL	7	V, = 4.5V		1.0	1.5	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, l_{OS}.


Dual 4-Input NAND Gates

74ALS20A


AC ELECTRICAL CHARACTERISTICS

SYMBOL.	PARAMETER	TEST CONDITIONS VCC R C		IMITS 5 to +70°C 5V ±10% 500Ω 50pF	UNIT
i			Min	Max	
t _{PLH} t _{PHL}	Propagation delay nA, nB, nC, nD to n∀	Waveform 1	2.0 3.0	11.0 10.0	ns

AC WAVEFORM



TEST CIRCUIT AND WAVEFORMS




Test Circuit for Totem-Pole Outputs

DEFINITIONS

 $R_L = Load$ resistor; see AC CHARACTERISTICS for value.

CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

Fig. = Termination resistance should be equal to Z_{OUT} of pulse generators.



Input Pulse Definition

FAMILY	INPUT PULSE REQUIREME				3
PARIL		Rep. Rate	t _W	^L TLH	1 _{THL}
74ALS	3.5V	1MHz	500ns	2.0ns	2.0ns

74ALS27 Triple 3-Input NOR Gates

Product Specification

FUNCTION TABLE

	INPUTS		OUTPUT
A	В	C	A
Н	Х	X	L
X	Н	x	L
X	х	н	L
L	L	L	н

NOTES:

H = High voltage level

L = Low voltage level

X = Don't care

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)	
74ALS27	4.0 ns	1.5 mA	

ORDERING INFORMATION


PACKAGES .	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic DIP	74ALS27N
14-Pin Plastic SO	74ALS27D


INPUT AND OUTPUT LOADING AND FAN-OUT TARLE


PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
nA, nB, nC	Data inputs	1.0/1.0	20µA/0,1mA
nΨ	Data Output	20/80	0.4mA/8mA

NOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.







February 5, 1987

(Operation beyond the limits set forth in this table may impair the useful life of the device. ABSOLUTE MAXIMUM RATINGS Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
Voc	Supply voltage	-0.5 to +7.0	V,
V _{IN}	Input voltage	-0.5 to +7.0	٧
IN	Input current	-30 to +5	mA
Vout	Voltage applied to object in High output state	-0.5 to +V _{CC}	٧
Iout	Current applied to output in Low output state	16	mA
.T _A	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	•c

RECOMMENDED OPERATING CONDITIONS

	ENDED OF LAX TING CONSTITIONS				
SYMBOL	PARAMETER	Sillin .	None	Max	UNIT
V _{CC}	Supply voltage	4.5	5.0	5.5	٧
V _H	High-level input voltage	2.0			٧
V _L	Low-level input voltage			0.8	٧
1 _K	Input clamp current			-18	mA
Тон	High-level output current			-0.4	mA
I _{OL}	Low-level output current			8	mA
T _A	Operating free-air temperature range	0		70	. •€

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			4		LIMITS	š	J
SYMBOL	PARAMETER	TEST CONDITION	ONS ¹	Min	Typ ²	Max	UNIT
V _{OH}	High-level output voltage	V _{OC} ± 10%, V _{IL} = MAX, V _{IH} =	MIN, I _{OH} = MAX	V _{CC} - 2			٧
		Voc = MIN, VIL = MAX,	I _{OL} = 4mA		0.25	0.4	V
VOL	Low-level output voltage	V _{IH} = MIN	· i _{OL} = 8mA		0.35	0.5	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5	V
l _t	Input current at maximum input voltage	V _∞ = MAX, V _i = 7.0V				0.1	mA
I _M	High-leyel input current	V _{QC} = MAX, V _I = 2.7V		·	<u> </u>	20	μA
I _k	Low-level input current	V _{CC} = MAX, V _I = 0.4V				-0.1	mA
l _o	Output current ³	V _{CC} = MAX, V _O = 2.25V	V _{CC} = MAX, V _O = 2.25V			-112	mA
	Supply current (Intel)	V _{CC} = MAX	V ₁ = 0V		1.0	1.8	mA
1 _{CC}	Supply current (total)	TCC - WAS	V ₁ = 4.5V		2.0	4.0	mA

NOTES:

^{1.} For conditions shown as MiN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

3. The output conditions have been chosen to produce current that closely approximates one half of the true short-direct output current, I_{CC} .


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	T _A = 0°C V _{CC} = R ₁ =	IMITS 2 to +70°C 5V±10% 500Ω 500F	UNIT
	·		Min	Max	1
PLH PHL	Propagation delay nA, nB, nC to nY	Waveform 1	2.0 2.0	15.0 9.0	ns

AC WAVEFORM



TEST CIRCUIT AND WAVEFORMS




Test Circuit for Totem-Pole Outputs

DEFINITIONS

R_I = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



Input Pulse Definition

FAMILY	IM	PUT PULSE F	EQUIR	EMENT	S
	Amplitude	Rep. Rate	t _w	t _{TLH}	THIL.
74ALS	3.5V	1MHz	500ns	2.0ns	2.0ns

74ALS30A 8-Input NAND Gate

Preliminary Specification

FUNCTION TABLE

		11	IP (JTS	3			OUTPUT
A	В	C	D	E	F	G	Н	Y
Н	Н	Н	Н	Н	Н	Н	Н	L
L	X	Х	X	X	X	X	X	Н
Х	L	X	Х	X	Х	Х	X,	Н
X	X	L	Х	X	X	X	X	H
X	X	X	L	X	X	X	Х	Н
X	Х	X	Х	L	X	X	Χ	Н
X	X	X	X	X	L	X	Χ	н
X	X	X	Х	X	X	L	X	Н
Х	Х	Х	Х	Х	Х	Х	L	н

NOTES:

H = High voltage level

L = Low voltage level X = Don't care

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS30A	7.0 ns	0.5 mA

ODDEDING INCODUATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
4-Pin Plastic DIP	74ALS30AN
4-Pin Plastic SO	74ALS30AD

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A-H	Data inputs	1.0/1.0	20μA/0.1mA
7	Data Output	20/80	0.4mA/8mA


NOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


13 NC 18 MG

PIN CONFIGURATION

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



March 1988

5-27

or contract

74ALS30A

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
VIN	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
OUT	Current applied to output in Low output state	16	, mA
T _A	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		LIMITS	-	
	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.5	5.0	5.5	٧
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _K	Input clamp current			-18	mA
ОН	High-level output current			-0.4	mA
OL	Low-level output current			8	mA
TA	Operating free-air temperature range	0		70	•c

DC FLECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER TEST CONDITIONS 1 High-level output voltage $V_{CC} \pm 10\%$, $V_{IL} = MAX$, $V_{IH} = MIN$, $I_{OH} = MAX$		LIMITS					
014000			TEST CONDITIONS		Min	Typ ²	Max	UNIT
V _{OH}			$V_{CC} \pm 10\%$, $V_{IL} = MAX$, $V_{IH} =$	MIN, I _{OH} = MAX	V _{CC} -2			٧
VaL	CoL Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 4mA		0.25	0.4	V
			V _{IH} = MIN	I _{OL} = 8mA	- 4	0.35	0.5	٧
V _{IK}	input clamp voltage		V _{CC} = MIN, I _L = I _{IK}		7.4	15	-1.5	¥
l _i	Input current at maximum input voltage		V _{CC} = MAX, V _I = 7.0V				0.1	mA
1#	High-level input current		V _{CC} = MAX, V _I = 2.7V				20	μА
l _{IL}	Low-level input current		V _{CC} = MAX, V ₁ = 0.4V		1		-0.1	mA
lo	Output current ⁹		V _{CC} = MAX, V _O = 2.25V		-30		-112	mA
1 _{cc}	Supply current (total)	COCH	V _{CC} = MAX	V ₁ = 0V		0.22	0.36	mA
~	•	CCL		V ₁ = 4.5V		0.54	0.9	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.

3. The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, l_{OS}.


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	T _A = 0°C V _{CC} = 0°C	IMITS to +70°C 5V ±10% 500Ω 500F	UNIT
[•		Min	Max	1
t _{PLH}	Propagation delay A,B,C,D,E,F,G,H to ♥	Waveform 1	3.0 3.0	10.0 12.0	ns

AC WAVEFORM



TEST CIRCUIT AND WAVEFORMS



74ALS32 Quad 2-Input OR Gates

Product Specification

ALS Products

FUNCTION TABLE

INP	JTS	OUTPUT
A	В	Υ
Н	X	Н
X	н	н
L	L	L

NOTES:

H = High voltage level

L = Low voltage level

X = Don't care

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS32	5.0 ns	2.3 mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic DIP	74ALS32N
14-Pin Plastic SO	74ALS32D


INPUT AND OUTPUT LOADING AND FAN-OUT TARLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
nA, nB	Data inputs	1.0/1.0	20μΑ/0.1mA
nY	Data Output	20/80	0.4mA/8mA


NOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



November 11, 1986

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
IN	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
OUT	Current applied to output in Low output state	16	mA
TA	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

CALDO			LIMITS	LIMITS	1.00.000
SYMBOL	PARAMETER	Min	Nom	Мах	UNIT
v _{cc}	Supply voltage	4.5	5.0	5.5	٧
V _{IH}	High-level input voltage	2.0			٧
V _{IL}	Low-level input voltage			0.8	٧
ł _{ik}	Input clamp current			-18	mA
loH	High-level output current			-0.4	mA
loL	Low-level output current			8	mA
TA	Operating free-air temperature range	0		70	ç

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

						LIMITS		
SYMBOL	YMBOL PARAMETER		TEST CONDITIO	Min	Typ ²	Max	UNIT	
V _{ОН}	High-level output voltage		V _{CC} ± 10%, V _{IL} = MAX, V _{IH} = MIN, t _{OH} = MAX		V _{CC} - 2			٧
V	V _{OL} Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 4mA		0.25	0.4	٧
OL			V _H = MIN	I _{OL} = 8mA		0.35	0.5	V
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}				-1.5	٧
I _i	Input current at maximum input voltage		V _{CC} = MAX, V _I = 7.0V				0.1	mA
I _{M4}	High-level input current		V _{CC} = MAX, V ₁ = 2.7V				20	μA
I _{IL}	Low-level input current		V _{CC} = MAX, V _I = 0.4V				-0.1	mA
lo	Output current ³		V _{CC} = MAX, V _O = 2.25V		-30		-112	mA
1 _{cc}	Supply current (total) CCL	CCH	V _{CC} = MAX	V ₁ = 4.5V		1.6	4.0	mA
] -cc	V ₁ = 0V		2.8	4.9	mA	


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, I_{OS}.


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $R_L = 500\Omega$ $C_L = 50pF$		UNIT
			Min	Max	
^t PLH ^t PHL	Propagation delay nA or nB to nY	Waveform 1	2.0 3.0	14.0 12.0	ns

AC WAVEFORM



TEST CIRCUIT AND WAVEFORMS



pulse generators.

74ALS38A

Buffer

Quad Two-Input NAND Buffer (Open-Collector) **Product Specification**

FUNCTION TABLE

INF	PUTS	OUTPUT
Α	В	Ÿ
L	L	Н
L	н	н
н	L	н
н	Н	L

H = High voltage level L = Low voltage level X = Don't care

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS38A	7.0 ns	3.5 mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE VCC = 5V±10%; TA = 0°C to +70°C
14-Pin Plastic DIP	74ALS38AN
14-Pin Plastic SO	74ALS38AD

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	HIGH/LOW
A, B	Inputs	1.0/1.0	20µA/0,1mA
7	Outputs	*OC/1.0	*OC/24mA

HOTE:


One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


*OC = Open Collector

PIN CONFIGURATION



February 5, 1988





ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
VIN	Input voltage	-0.5 to +7.0	V
IN	Input current	-30 to +5	mA.
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
LOUT	Current applied to output in Low output state	48	mA
TA	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL			LIMITS			
	PARAMETER	Min	Nom	Mex	UNIT	
v _{cc}	Supply voltage	4.5	5.0	5.5	٧	
V _H	High-level input voltage	2.0			٧	
V _{IL}	Low-level input voltage			0.8	٧	
I _K	Input clamp current			-18	mA	
V _{OH}	High-level output voltage			5.5	٧	
laL	Low-level output current			24	mA	
TA	Operating free-air temperature range	0		70	•℃	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	SYMBOL PARAMETER			1	LIMITS			Ī
SYMBOL			TEST CONDITIONS ¹			Typ ²	Max	UNIT
Ьн	High-level output current		V _{CC} = MIN, V _{IL} = MAX, V _{IH} =	MIN, V _{OH} = MAX			100	μА
V _{OL}	Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX	I _{OL} = 12mA		0.25	0.4	V
'OL	Low-lover couput voltage		V _{IH} = MIN	I _{OL} = 24mA		0.35	0.5	V
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}				-1.5	٧
I ₁	Input current at maximum input voltage		V _{CC} = MAX, V _I = 7.0V				100	μА
i _{ne}	High-level input current		V _{CC} = MAX, V ₁ = 2.7V				20	μА
I _{IL}	Low-level input current		V _{CC} = MAX, V _I = 0.4V				-0.1	mA
Icc	Supply current (total)	ICCH	V _{CC} = MAX	V _{IN} = GND		0.65	1.6	mA
		I _{CCL}]	V _{IN} = 4.5V		6.5	9.0	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.


Buffer

74ALS38A


AC ELECTRICAL CHARACTERISTICS

SY MB OL	PARAMETER	TEST CONDITIONS	T _A = 0°0 V _{CC} = R _L =	.IMITS : 10 +70°C 5V ±10% : 500Ω 50pF	UNIT
			Min -	Max	
tPLH tPHL	Propagation delay A, B to V	Waveform 1	3.0 3.0	11 11	ns

AC WAVEFORM



TEST CIRCUIT AND WAVEFORMS



74ALS74A FLIP-FLOP

74ALS74A Dual D-Type Flip-Flops with Set and Reset

Product Specification

DESCRIPTION

The 'ALS74A is a dual edge-triggered D-type flip-flop featuring individual data, Set and Reset inputs, with true and complementary outputs. Set $(\overline{S_0})$ and Reset $(\overline{R_0})$ are synchronous active-Low inputs and operate independently of the Clock (CP) input. When $\overline{S_0}$ and $\overline{R_0}$ are inactive (High), data at the D input is transferred to the Q and \overline{Q} outputs on the Low-to-High transition of the CP. Data must be stable one setup time prior to the Low-to-High clock transition for predictable operation. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

TYPE	TYPICAL f	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS74A	150 MHz	3.0mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic DIP	N74ALS74AN
14-Pin Plastic SO	N74ALS74AD


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	HIGHILOW
D _o , D ₁	Data inputs	1.0/2.0	20µA/0.2mA
CP, CP,	Clock inputs (Acting rising edge)	1.0/2.0	20μΑ/0.2mA
S _{DO} , S _{DI}	Set inputs (Active Low)	2.0/4.0	40μΑ/0.4mA
R _{DO} , R _{DI}	Reset inputs (Active Low)	2.0/4.0	40μΑ/0.4mA
مي مي مي	Date outputs	20/80	0.4mA/8mA


NOTE

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



October 8, 1987

74ALS74A

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS			OUTPUTS			
5,	Ā,	CP	D	0	₫.	OPERATING MODE
L	Н	х	X	н	L	Asynchronous Set
Н	L	Х	Х	L	H °	Asynchronous Reset
L	L	X	Х	H°	H*	Undetermined *
н) iH	Ť	h	Н	L	Load "1"
Н	Н	1	1	L	Н	Load "0"
H ·	Ή	L	х	NC	NC	Hold

H = High voltage level

h-= High voltage level one setup time prior to Low-toHigh clock transition

L = Low voltage level

1 = Low to tage level one setup time prior to Low-to-High clock transition NC-No change from the previous setup

X = Don't care

 $\hat{\Gamma}=$ Lowi-to-High clock transition ...* =Both outputs will be High while both S_o and R_o are Low, but the output states are unpredictable if S_o and R_o go High simultaneously.

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
IN	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
lout	Current applied to output in Low output state	16	mA
TA	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

econolist of the

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	Min Nom Max	וואט		
v _{cc}	Supply voltage	4.5	5.0	5.5	٧
V _{IH}	High-level input voltage	2.0			٧
VIL	Low-level input voltage			0.8	٧
l _{IK}	Input clamp current			-18	mA
Он	High-level output current			-0.4	mA
loL	Low-level output current			8	mA
T _A	Operating free-air temperature range	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		TEST CONDITIONS ¹			LIMITS	3	
SYMBOL	PARAMETER			Min	Typ ²	Max	UNIT
V _{ОН}	High-level output voltage	V _{CC} ±10%, V _{IL} = MAX, V _{IH} = MIN	I _{OH} = MAX	V _{CC} -2			v
.,	Low-level output voltage	V _{CC} = MiN, V _{IL} = MAX, V _{IH} = MIN	I _{OL} = 4mA		0.25	0.4	,V
VOL	row-level oribit voltage	V _{IH} = MIN	I _{OL} = 8mA		0.35	0.5	٧
VIK	input clamp voltage	V _{CC} = MIN, I ₁ =	· lik		-0.73	-1.5	V
1.	Input current at maximum D _a , CP _a	V _{CC} = MAX, V	= 70V	·		0.1	mA
l _k	input voltage $\overline{S}_{n}, \overline{R}_{n}$	vcc - mov, v				0.2	mA
1	High-level input current D, CP,	V _{CC} = MAX, V _I	= 2 7V			20	μА
¹ IH	S ₀ , Ā ₀ ,	CC - 11100, 1		-120		-40	·μΑ
	D _a , CP _a	V MAY V	-0.4V			-0.2	mA
I _{NL}	Low-level input current $\overline{S}_{0a}, \overline{R}_{ba}$	V _{CC} = MAX, V ₁				-0.4	mA
10	Output current ³	V _{CC} = MAX, V	o = 2.25V	-30		-112	.mA
Icc	Supply current (total) ⁴	V _{CC} = MAX			3.0	4.0	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

3. The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{CS} . 4.Measure I_{CC} with the D_n , CP_n , and \overline{S}_{Dn} grounded, then with D_n , CP_n , and \overline{R}_{Dn} grounded.

October 8, 1987


AC ELECTRICAL CHARACTERISTICS

				LS74A		
SYMBOL	SYMBOL	PARAMETER	TEST CONDITION	Ŷ _Œ =	C to +70°C 5V ±10% = 50pF = 500Ω	TINU
			MIN	MAX		
f _{MAX}	Maximum clock frequency	Waveform 1	80	:	MHz	
^t PLH ^t PHL	Propagation delay S _{Dn} or R _{Dn} to Q _n or Q _n	Waveform 2, 3	1.0	8.0 10.0	ns	
t PLH PHL	Propagation delay CP to Q _n or Q _n	Waveform 1	3.0 3.0	14.0 14.0	ns	


AC SETUP REQUIREMENTS

Symbol	PARAMETER	TEST CONDITION	74ALS74A T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
	· .	•	MIN	MAX	
t (H) (L)	Setup time, High or Low D _n to CP	Waveform 1	6.0 6.0		ns
_{եր} (H) է _ր (L)	Hold time, High or Low D _n to CP	Waveform 1	0		ns
(H) (L)	Clock pulse width, High or Low	Waveform 1	6.0 6.0	, ,	nis
t _w (L)	ਤ _{Dn} or ਜ _{Dn} pulse width, Low	Waveform 2, 3	6.0		ns
t _{rec}	Recovery time S _{Dn} or R _{Dn} to CP	·Waveform 2, 3	6.0		ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



74ALS86

Quad 2-Input Exclusive-OR Gates

Product Specification

DESCRIPTION

These devices contain four independent 2-input Exclusive-OR gates. A common application is a true/complement element. If one input is held Low, the signal on the other input will be reproduced in true form at the output. If one input is held High, the signal on the other input will be reproduced inverted at the output.

FUNCTION TABLE

INPL	JTS	OUTPUT
A	В	Υ
L	L	L
L	н	н
Н	L	Н
н	Н	L

NOTES:

H = High voltage level

L = Low voltage level

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS86	6.0 ns	3.9 mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE VCC = 5V±10%; TA = 0°C to +70°C
14-Pin Plastic DIP	74ALS86N
14-Pin Plastic SO	74ALS86D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
nA, nB	Data inputs	1.0/1.0	20μA/0.1mA
nY	Data Output	20/80	0.4mA/8mA


NOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



October 31,1988

5-41

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	٧
V _M	Input voltage	-0.5 to +7.0	V
1 _M	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	0.5 to +V _{CC}	V
lout	Current applied to output in Low output state	16	mA
T _A	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	DADAMETER		LIMITS		
STMBUL	PARAMETER	Min Nom Max	Max	UNIT	
Vcc	Supply voltage	4.5 5.0 5.5	5.5	V	
V _{IH}	High-level input voltage	2.0			٧
V _{IL}	Low-level input voltage			0.8	٧
l _K	Input clamp current			-18	mA
I _{OH}	High-level output current			-0.4	mA
l _{Ok}	Low-level output current			8	mA
TA	Operating free-air temperature range	0		70	∞

DC ELECTRICAL CHARACTERISTICS (Over recommended operating to

OWNER					LIMITS		
SYMBOL	PARAMETER	TEST CONDITI	ONS .	Min	fin Typ ² Max	UMIT	
V _{OH}	High-level output voltage	TEST CONDITIONS ¹ $V_{CC} \pm 10\%, V_{R} = MAX, V_{H} = MIN, I_{OH} = MAX$ $V_{CC} = MIN, V_{R} = MAX, \qquad I_{OL} = 4mA$ $V_{H} = MIN \qquad I_{OL} = 8mA$ $V_{CC} = MIN, I_{I} = I_{IK}$ $V_{CC} = MAX, V_{I} = 7.0V$ $V_{CC} = MAX, V_{I} = 2.7V$ $V_{CC} = MAX, V_{I} = 0.4V$	V _{cc} -2			٧	
V	OL Low-level output voltage	V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 4mA		0.25	0.4	٧
'OL	Eon level output tottage	V _{IH} = MIN	I _{OL} = 8mA		0.35	0.5	٧
V _K	. Input clamp voltage	V _{CC} = MIN, I ₁ = I _{IK}		,		-1.5	٧
t _i	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V				0.1	mA
1 _{IH}	Fligh-level input current	V _{CC} = MAX, V ₁ = 2.7V				20	μА
i _K	Low-level input current	V _{CC} = MAX, V _I = 0.4V				-0.1	mA
l _o	Output current ³	V _{CC} = MAX, V _O ≈ 2.25V		-30		-112	mA
Icc	Supply current (total)	V _{CC} = MAX, V _I = 4.5V			3.9	5.9	mA

NOTES:


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.
3. The output conditions have been chosen to produce current that closely appeaximates one half of the true short-circuit output current, los-

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	T _A = 0°C = R _L : C _L :	UNIT	
			Min	Max	
t _{PLH}	Propagation delay nA or nB to nY	Waveform 2 (other input Low)	2.0 2.0	12.0 12.0	ns
t _{PLH} t _{PHL}	Propagation delay nA or nB to nY	Waveform 1 (other input High)	2.0 2.0	12.0 12.0	ns

AC WAVEFORM





74ALS109A FLIP-FLOP

74ALS109A Dual J-K Positive Edge-Triggered Flip-Flops With Set and Reset

Product Specification

DESCRIPTION

Fred Gray Fragis

The 'ALS109A is a dual positive edge-triggered JK-type flip-flop featuring individual J. R. Clock. Set and Reset inputs; also true and complementary outputs.

Set (\$\overline{S}_0\$) and Reset (\$\overline{R}_0\$) are asynchronous active- ORDERING INFORMATION Low inputs and operate independently of the Clock (CP) input.

The J and K are edge-triggered inputs which control the state changes of the flip-flops as described in the Mode Select Function Table.

The J and K inputs must be stable just one setup time prior to the Low-to-High transition of the clock for predictable operation. The JK design allows operation as a D flip-flop by tying J and K inputs together.

Although the clock input is level sensitive, the positive transition of the clock pulse between the 0.8V and 2.0V levels should be equal to or less than the clock to output delay time for reliable operation.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS109A	150 MHz	3.0mA

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C		
16-Pin Plastic DIP	74ALS109AN		
16-Pin Plastic SO	74ALS109AD		


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
J ₀ . J ₁	J inputs	1.0/2.0	20μA/0.2mA
R ₀ , R ₁	K inputs	1.0/2.0	20μA/0.2mA
CP ₀ , CP ₁	Clock inputs (Acting rising edge)	1.0/2.0	20μΑ/0.2mA
S _{DO} , S _{DI}	Set inputs (Active Low)	1.0/4.0	20μΑ/0.4mA
R _{Do} , R _{DI}	Reset inputs (Active Low)	1.0/4.0	20μΑ/0.4mA
۵, ۵, ۵, ۵	Data outputs	20/80	0.4mA/6mA


NOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



October 8, 1987

74ALS109A FLIP-FLOP

LOGIC DIAGRAM



FUNCTION TABLE

	IN	PUTS	INPUTS				OPERATING MODE	
Ē,	R,	СР	J	K	Q	ō	OPERATING MODE	
L	Н	X	X	X	н	L	Asynchronous Set	
Н	L	X	X	Х	L	Н	Asynchronous Reset	
L	L	X	X	X	H°	H°	Undetermined*	
Н	Н	1	h		q	q	Toggle	
Н	Η.	1	1		L	Н	Load "0"	
Н	Н	1	h	h	Н	L	Load "1"	
Н	Н	1	L	h	q	q	Hold "no change"	
Н	Н	L	X	Х	q	q	Hold "no change"	

H = High voltage level

h-= High voltage level one setup time prior to Low-to-ligh clock transition

L = Low voltage level

I = Low voltage level one setup time prior to Low-to-High clock transition

NC-No change from the previous setup

X - Don't care

T = Low-to-High clock transition
* =The output levels in this configuration are not guaranteed to meet the minimum levels for V ou if the Set and Reset are near V it maximum. Furthermore, this configuration is nonstable; that is, it will not remain when either Set or Reset returns to its inactive (High) level.

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	٧
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
lout	Current applied to output in Low output state	16	mA
T _A	Operating free-air temperature range	0 to +70	%
T _{STG}	Storage temperature	-65 to +150	°℃

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		LIMITS			
	PARAMETER	Min	Nom	Mex	UNIT	
V _{CC}	Supply voltage	4.5	5.0	5.5	V	
V _{IH}	High-level input voltage	2.0			v	
V _{IL}	Low-level input voltage			0.8	V	
I _{IK}	Input clamp current			-18	mA	
Юн	High-level output current			-0.4	mA	
loL	Low-level output current			8	mA	
TA	Operating free-air temperature range	0		70	°C	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹			LIMITS	3 .	UNIT
SIMBOL					Min	Typ ²	Max	
V _{OH}	High-level output voltage		V _{CC} ±10%, V _{IL} = MAX, V _{IH} = MIN	I _{OH} = MAX	V _{CC} -2			٧
v _{oe}	Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OL} = 4mA		0.25	0.4	٧
· OL			V _{B+} = MIN	I _{OL} = 8mA		0.35	0.5	V
V _{IK}	input clamp voitage		V _{CC} = MIN, I _I =	· I _{IK}		-0.73	-1.5	V
1,	Input current at maxi-	J, R, CP	V _{CC} = MAX, V	. = 70V			0.1	mA
	mum input voltage	S _n , R _n					0.2	mA
I _{IM}	High-level input current	J, R, CP,	V _{CC} = MAX, V	= 2.7V			20	μА
ип		S, A,			-120		-40	μА
I _{IL}	Low-level input current	J, R, CP	V _{CC} = MAX, V _I	-0.4V			-0.2	.mA
- L		S_, R_	, CC _ 112 C, 1	-0.40			-0.4	mA
lo	Output current 3		V _{CC} = MAX, V	o = 2.25V	-30	7	-112	·mA
lcc	Supply current (total)4		V _{CC} = MAX			3.0	4.0	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.

3. The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

4. Measure I_{CC} with the clock input grounded and all outputs open, then with Q and Q outputs High in turn.

FLIP-FLOP

74ALS109A


AC ELECTRICAL CHARACTERISTICS

	PARAMETER TEST CONDITION		S109A		
SYMBOL		TEST CONDITION	V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
			Min	Max	
f _{MAX}	Meximum clock frequency	Waveform 1	80		MHz
t _{PLH} t _{PHL}	Propagation delay Son or Ron to On or On	Waveform 2, 3	1.0 3.0	8.0 10.0	ns
t PLH PHL	Propagation delay CP to Q _n or Q _n	Waveform 1	3.0 3.0	14.0 14.0	ns


AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	T _A = 0°C	LS109A : to +70°C 5V ±10% : 50pF 500Ω	UNIT
			Min	Mex	
ኒ (H) ር (L)	Setup time, High or Low J, K to CP	Waveform 1	6.0 6.0		ns
ն _ի (H) ն _ի (L)	Hold time, High or Low J, K to CP	Waveform 1	0		ns
t, (H) t, (L)	Clock pulse width, High or Low	Waveform 1	6.0 6.0		ns
t _₩ (H)	S _{Dn} or R _{Dn} pulse width, Low	Waveform 2, 3	6.0		ns
¹ REC	Recovery time S _{Dn} or R _{Dn} to CP	Waveform 2, 3	6.0		ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



74ALS112A

Flip-Flop

Dual J-K Negative Edge-triggered Flip-Flop Preilminary Specification

DESCRIPTION

The 74ALS112A, Dual Negative Edge-Triggered JK-Type Flip-Flop, features individual J, K, Clock (\overline{CP}_n) , Set (\overline{S}_D) and Reset (\overline{R}_D) inputs, true (Q_n) and complementary (\overline{Q}_n) outputs.

The Sp and Rp inputs, when Low, set or reset the outputs as shown in the Function Table regardless of the level at the other

A High level on the clock (CP_n) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the CP_n is High and the flip-flop will perform according to the FunctionTable as long as minimum setup and hold times are observed. Output changes are initiated by the High-to-Low transition of the CP.

TYPE	TYPICALI	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS112A	50MHz	2.5mA

ORDERING INFORMATION


OHDEHING IN CHAR	
PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74ALS112AN
16-Pin Plastic SO	N74ALS112AD

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE, HIGH/LOW
J ₀ , J ₁	J inputs	1.0/2.0	20µA/0.2mA
K ₀ , K ₁	Kinputs	1.0/2.0	20μA/0.2mA
S _{D0} , S _{D1}	Set inputs (Active Low)	2.0/4.0	40µA/0.4mA
R _{D0} , R _{D1}	Reset inputs (Active Low)	2.0/4.0	40μA/0.4mA
CP ₀ , CP ₁	Clock Pulse input (Active falling edge)	1.0/2.0	20µA/0.2mA
۵ ₀ ,۵ ₀ ; ۵ ₁ ,۵ ₁	Data outputs	20/80	0.4mA/8mA


MOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



July 1988

for all offers

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS					OUTPUTS				
₹ _D	₹ _D	CF	J	K	Q	ō	OPERATING MODE		
L	Н	X	Х	Х	н	L	Asynchronmous Set		
Н	L	X	X	X	L.	Н	Asynchronous Reset		
L	L	X	X	X	H°	H*	Undetermined *		
Н	Н	1	h	h	q	q	Toggle		
Н	Н	1	ı	h	L	Н	Load "0"(Reset)		
Н	Н	1	h	1	. н	L	Load "1" (Set)		
Н	Н	1	ı		q	ā	Hold "no change"		
Н	Н	Н	X	X	q	q	Hold "no change"		

H_i= High voltage level

h-= High voltage level one setup time prior to High-to-Low clock transition

L = Low voltage level

I = Low voltage level one setup time prior to High-to-Low clock transition

q=Lower case letters indicate the state of the referenced output prior to the High-to-Low clock transition

X = Don't care

X = DOTT Care

L= High-to-Low clock transition

Asynchronous inputs: Low input to \$\overline{S}_{D}\$ sets \$\Overline{Q}\$ to High level, Low input to \$\overline{R}_{D}\$ sets \$\Overline{Q}\$ to Low level

Set and Reset are independent of clock

Simultaneous Low on both \$\overline{S}_{D}\$ and \$\overline{R}_{D}\$ makes both \$\Overline{Q}\$ and \$\overline{Q}\$ High

*=Soth outputs will be High while both \$\overline{S}_{D}\$ and \$\overline{R}_{D}\$ are Low, but the output states are unpredictable if \$\overline{S}_{D}\$.

ABSOLUTE MAXIMUM PATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	v
V _{IN}	Input voltage	-0.5 to +7.0	V
IN	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	+ v
Гоит	Current applied to output in Low output state	16	mA
TA	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	°C

OMMENDED OPERATING CONDITIONS

	ENDED OPERATING CONDITIONS		UNIT			
SYMBOL	PARAMETER	Min	Nom	Max	UNII	
V _{CC}	Supply voltage	4.5	5.0	5.5	٧	
V _{IH}	High-level input voltage	2.0			V	
V _L	Low-level input voltage			0.8	٧	
I _K	Input clamp current			-18	mA	
IOH	High-level output current			0.4	mA	
1	Low-level output current			8	mA	
OL T.	Operating free-air temperature range	0		70	℃	

ded operating free-air temperature range unless otherwise noted.)

			ABL Lecommended obstamma nee-an munharance rando		LIMITS		
SYMBOL	PARAMETER	TEST CONDITIO	TEST CONDITIONS 1 $V_{CC}\pm 10\%, V_{IL}=MAX, V_{IH}=MIN, I_{OH}=-0.4 mA$		Typ ²	Mex	V
V _{OH}	High-level output voltage	V _{CC} ±10%, V _{EL} = MAX, V _{BH} =					
V _{OL}	,	V _{CC} = MIN, V _{IL} = MAX	I _{OL} = 4mA		0.25	0.40	٧
	Low-level output voltage	VIH = MIN, IOL = MAX	I _{OL} = 8mA		0.35	0.50	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}	V _{CC} = MIN, I _I = I _{IK}		-0.73	-1.5	٧
- IK	Input current at maximum J _n , K _n , C					100	μA
4	input voltage S _{Dn} , R _{Dn}	V _{CC} = MAX, V _I = 7.0V				200	μА
		V _{CC} = MAX, V _I =.2.7V				20	μA
1 _{HH}	High-level input current J _n , K _n , C S _{Dn} , F _D					40	μA
	1 K 7	V _{CC} = MAX, V ₁ = 0.4V		T		-0.2	m/
I _{IIL}	Low-level input current Spn. R					-0.4	m/
· 103	Output current	V _{CC} = MAX, V _O = 2.25V	V _{CC} = MAX, V _O = 2.25V			-112	m
100	Supply current (total)	V _{CC} = MAX		7	2.5	4.5	m

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

For continuous around as mint or mans, use the appropriate value appropriate values are at V_{CC} = 5V, T_A = 25°C.
 The output conditions have been chosen to produce a current that closely approximates one half of the true short-ciruit output current, l_{os}.


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	T _A = 6°C V _{CC} = 5 C _L =	MITS to +70°C V ±10% 50pF 500Ω	UNIT
			Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	30		MHz
^t PLH ^t PHL	Propagation delay CP _n to Q _n or Q _n	Waveform 1	3.	15 19	ns
^L PLH ^L PHL	Propagation delay S _{Dn} , R _D to Q _n or Q _n	Waveform 2,3	3	15 18	กร


AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF		UNIT
			Min	Mex			
t _s (H) t _s (L)	Setup time, High or Low J _n , K _n to CP _n	Waveform 1	22 22		ns		
t _ի (H) t _ի (L)	Hold time, High or Low	Waveform 1	0		ns		
t _w (H) t _w (L)	CP _n Pulse width, High or Low	Waveform 1	16.5 16.5		ns		
t _w (L)	S _D or R _D Pulse width,	Waveform 2,3	10		ns		
t _{rec}	Recovery time S _D or R _D to CP _D	Waveform 2,3	20		ns		


AC WAVEFORMS



AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



74ALS138

Decoder/Demultiplexer

1-Of-8 Decoder//Demultiplexer

FEATURES

- · Demultiplexing capability
- Multiple input enable for easy expansion
- · Ideal for memory chip select decodina

Preliminary Specification

	TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
1	74ALS138	12ns	5mA

DESCRIPTION

The 74ALS138 decoder accepts three binary weighted inputs (A_0, A_1, A_2) and when enabled, provides eight mutually exclusive, active-Low outputs $(\overline{\mathbb{Q}}_0 - \overline{\mathbb{Q}}_7)$. The device features three Enable inputs; two active-Low(E_0 , E_1) and one active High(E2). Every output will be High unless E₀ and E₁ are Low and E₂ is High. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four 'ALS138s and one inverter. The device can be used as an eight output demultiplexer by using one of the active-Low Enable inputs as the Data input and the remaining Enable inputs as strobes. Enable inputs not used must be permanently tied to their appropriate active-High or active-Low state.

ORDERING INFORMATION


PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74ALS138N
16-Pin Plastic SO	N74ALS138D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
A ₀ -A ₂	Address inputs	1.0/1.0	20μΑ/0.1mA
E ₀ , E,	Enable inputs (active Low)	1.0/1.0	20μA/0.1mA
E ₂	Enable input (active Low)	1.0/1.0	20μΑ/0.1mA
¯₀-¯о	Data outputs (active Low)	20/80	0.4mA/8mA

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



August 1988

LOGIC DIAGRAM



DECODER FUNCTION TABLE

	INPUTS							OU	TPUT				
Ē,	Ē,	E,	Ao	A,	Ag	ā,	ō,	ō,	ō,	Q 4	ð,	₫,	ā,
Н	X	X	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н
X	Н	X	X	X	X	н	Н	Н	Н	н	Н	Н	Н
X	X	Ł	Х	X	X	н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	L	Н	н	L	L	н	L	Н	Н	Н	Н	Н	Н
L	L	н	L	Н	Ł	н	Н	L	Н	Н	Н	Н	Н
L	L	Н	Н	Н	L	Н	Н	Н	L	Н	Н	H	Н
L	Ļ	Н	L	L	Н	Н	Н	Н	Н	L	Н	÷Ή	Н
L	L	Н	Н	L	Н	Н	Н	Н	Н	н	L	H	Н
L	L	Н	L	Н	Н	н	Н	Н	Н	Н	Н	, L	Н
L	L	Н	н	Н	н	н	Н	Н	Н	Н	Н	Н	L

<sup>High voltage level
Low voltage level
Don't care</sup>

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

WIDOL			, , , , , , , , , , , , , , , , , , , ,			
YMBOL	PARAMETER	RATING	UNIT			
v _{cc}	Supply voltage	-0.5 to +7.0	V			
VIN	Input voltage	-0.5 to +7.0	V			
IN	Input current	-30 to +5	mA			
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V			
OUT	Current applied to output in Low output state	16	mA			
TA	Operating free-air temperature range	0 to +70	°C			
TSTG	Storage temperature	-65 to +150	°C			

RECOMMENDED OPERATING CONDITIONS

BYMBOL	PARAMETER		LIMITS		
	FARACIER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			
V _{IL}	Low-level input voltage			0.8	v
K	Input clamp current			-18	mA
ОН	High-level output current			-0.4	mA
OL	Low-level output current			B	mA
T _A	Operating free-air temperature range	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperate

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS				
		TEST CON	DITIONS		Min	Typ ²	Max	UNIT
V _{OH} High-level output voltage		V _{CC} ±10%, V _{IL} = MAX, V	IH = MIN,	I _{OH} = -0.4mA	V _{CC} - 2			V
VOL	Low-level output voltage	V _{CC} = MIN, V _L = MAX,	4mA			0.25	0.4	V
		VIH = MIN IOL =	BmA			0.35	0.5	V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I ₁ = I _M				-0.73	-1.5	V
l _l	Input current at maximum input voltage	V _{CC} = MAX, V ₁ = 7.0V					0.1	mA
I _{BH}	High-level input current	V _{CC} = MAX, V ₁ = 2.7V					20	μА
I _E	Low-level input current	V _{CC} = MAX, V _I = 0.4V					-0.1	mA
103	Output current	V _{CC} = MAX, V _O = 2.25V			-30		-112	mA
l _{oc}	Supply current (total)	V _{CC} = MAX				5	10	mA


For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
 All typical values are at V_{CC} = 5V, T_A = 25°C.
 The output conditions have been chosen to produce a current that closely approximates one half of the true short-ciruit output current, I_{CC}.

र्च तत का अर्थ


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIN T _A = 0°C V _{CC} = 5 C _L = R _L =	UNIT	
			Min	Max	
t _{PLH}	Propagation delay	Waveform 1, 2	6 6	22 18	ns
t _{PLH}	Propagation delay	Waveform 2	4 5	17 17	ns
^t PLH ^t PHL	Propagation delay	Waveform 1	5	17 17	ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



74ALS139

Preliminary Specification

Decoder/Demultiplexer

Dual 1-Of-4 Decoder//Demultiplexer

FEATURES

- · Domultiplexing capability
- · Two independent 1-of-4 decoders
- · Multifunction capability

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS139	9ns	8mA

DESCRIPTION

The 74ALS139 is a dual 1-of-4 decoder/demultiplexer. This device has two independent decoders, each accepting two binary weighted inputs (A_{0n}, A_{1n}) and providing four mutually exclusive active-Low outputs $(\overline{Q}_{0n} - \overline{Q}_{3n})$. Each decoder has an every output is forced High. The Enable can be used as the Data input for a 1-of-4 demultiplexer application.

FUNCTION TABLE

IN	PUT	В	(UTF	UTS	
E	Ao	A ₁	₫,	Q,	ā,	ā,
Н	X	X	Н	Н	Н	Н
L	L	L	L	Н	Н	н
L	Н	L	н	L	Н	н
L	L	H	Н	Н	Ł,	н
L,	Н	Н	Н	Н	Н	L

- H High voltage level
- L = Low voltage level
- X = Don't care

ORDERING INFORMATION

PACKAGES .	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74ALS139N
16-Pin Plastic SO	N74ALS139D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
A _{On} , A _{in}	Address inputs	1.0/1.0	20µA/0.1mA
Ea, Eb	Enable inputs (active Low)	1.0/1.0	20μΑ/0.1mA
Q _{on} -Q _{sn}	Data outputs (active Low)	20/80	0.4mA/8mA


NOTE

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION




LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)



LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	٧
V _{IN}	Input voltage	-0.5 to +7.0	V
I _N	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
LOUT	Current applied to output in Low output state	16	mA
T,	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

74ALS139

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		LIMITS			
	PARAMETER	Min	Nom	Max	UNIT	
v _{cc}	Supply voltage	4.5	5.0	5.5	V	
V _{IH}	High-level input voltage	2.0			V	
V _{IL}	Low-level input voltage			0.8	V	
1 _K	Input clamp current			-18	mA	
I _{OH}	High-level output current			-0.4	mA	
OL	Low-level output current			8	mA	
TA	Operating free-air temperature range	0		70	°C	

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	_			LIMITS				
O I MBOL	PARAMETER	TEST CONDITIONS ¹		Min	Typ ²	Max	רואט		
V _{ОН}	High-level output voltage	V _{CC} ±10%, V _{IL}	= MAX, V _{BH} = MIN,	I _{OH} = -0.4mA	V _{CC} - 2			v	
VOL	Low-level output voltage	V _{CC} = MIN, V _{II} = MAX,	I _{OL} = 4mA			0.25	0.4	٧	
OL.		V _{III} = MIN	I _{OL} = 8mA			0.35	0.5	٧	
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I =	· IIK			-0.73	-1.5	V	
h	Input current at maximum input voltage	V _{CC} = MAX, V _I	= 7.0V				0.1	mA	
I _{IIH}	High-level input current	V _{CC} = MAX, V	= 2.7V				20	μА	
I _{IL}	Low-level input current	V _{CC} = MAX, V					-0.1	mA	
10 ³	Output current	V _{CC} = MAX, V _C	o = 2.25V		-30		-112	mA	
lcc	Supply current (total)	V _{CC} = MAX				8	13	mA	

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


2. All typical values are at V_{CC} = 5V, T_A = 25°C.

3. The output conditions have been chosen to produce a current that closely approximates one half of the true short-circlit output current, I_{co}.


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	T _A = 0°C	#####################################	UNIT
			Min	Max	
t _{PLH}	Propagation delay	Waveform 1, 2	3 3	14 14	ns
^t PLH ^t PHL	Propagation delay E _n to O _n	Waveform 2	3	14 15	ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



74ALS151 Multiplexer

74ALS151 8-Input Multiplexer Preliminary Specification

FEATURES

- 8-to-1 multiplexing
- · On chip decoding
- · Multifunction capability
- Complementary outputs
- · See 'ALS251 for 3-state version

DESCRIPTION

The 74ALS151 is a logic implementation of a single pole 8-position switch with the switch position controlled by the state of three Select (S_0, S_1, S_2) inputs. True(Y) and complementary (Y) outputs are both provided. The Enable (E) is active Low. When E is High, the Y output is Low and the Y output is High, regardless of all other inputs.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS151	12ns	7.5mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74ALS151N
16-Pin Plastic SO	N74ALS151D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
1 ₀ - 1 ₇	Data inputs	1.0/1.0	20μA/0.1mA
S ₀ - S ₂	Select inputs	1.0/1.0	20μΑ/0.1mA
E	Enable input (active Low)	1.0/1.0	20μΑ/0.1mA
Υ, 🔻	Data outputs	130/240	2.6mA/24mA


NOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



August 16, 1988

74ALS151

LOGIC DIAGRAM



FUNCTION TABLE

	INPUTS			OUTI	STU
S,	S,	So	E	γ	Ÿ
Х	Х	Х	Н	L	Н
L	L	L	L	l _e	Ī,
L	L	, н	L	I,	Ī,
L	Н	L	L	l ₂	Ī,
L	Н	н	L	l _a	1 ₂
н	L	L	L	14	Ī4
Н	L	н	L	I ₅	Ī,
Н	н	L	L	l _s	Ī,
н	н	н	L	4	Ī,

= High voltage level

L = Low voltage level
X = Don't care

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	٧
V _{IN}	input voltage .	-0.5 to +7.0	٧
IN	Input current	+30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	· V
lout	Current applied to output in Low output state	48	mA
T _A	Operating free-air temperature range	0 to +70	•c
TSTG	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

			LIMITS			
SYMBOL	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.5	5.0	5.5	٧	
V _H	High-level input voltage	2.0			٧	
V _{IL}	Low-level input voltage			0.8	٧	
I _{IK}	Input clamp current			-18	mA	
Гон	High-level output current			-2.6	mA	
loL	Low-level output current			24	mA	
T _A	Operating free-air temperature range	0		70	•€	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				LIMITS				
SYMBOL PARAMETER		TEST CONDITIONS ¹		Min	Min Typ ²	Mex	רואט	
		V _{CC} ±10%	V _{IL} = MAX,	I _{OH} = -0.4mA	V _{CC} - 2			٧
V _{OH} High-level output voltage	V _{CC} = MIN	$V_{\rm BH} = MIN$	I _{OH} = -2.6mA	2.4			٧	
		V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 12mA			0.25	0.4	٧
VOL	Low-level output voltage	V _{IL} = MAX, V _{IH} = MIN	I _{OL} = 24mA			0.35	0.5	v
VIK	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5	٧	
l _l	Input clamp current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V				0.1	m/	
l _{IH}	High-level input current	V _{CC} = MAX, \	V _I = 2.7V				20	μA
I _{BL}	Low-level input current	V _{CC} = MAX, \	V ₁ = 0.4V				-0.1	m/
1 ₀ ³	Output current	V _{CC} = MAX, \	V _O = 2.25V		-30		-112	mA
loc	Supply current (total)	V _{CC} = MAX				7.5	12	m/

NOTES:


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 The output conditions have been chosen to produce a current that closely approximates one half of the true short-ciruit output current, I_{CB}.


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
			Min	Max	•
t _{PLH} t _{PHL}	Propagation delay	Waveform 1	3 5	10 15	ns
t _{PLH}	Propagation delay	Waveform 2	3 4	15 15	ns
PLH PHL	Propagation delay S _n to Y	Waveform 1,2	4 8	18 24	ns
PLH PHL	Propagation delay S _n to Y	Waveform 1,2	7 7	23 23	ns
PLH PHL	Propagation delay, E to Y	Waveform 1	4	18 19	ns
PLH PHL	Propagation delay E to ∇	Waveform 1	5 5	19 23	ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



74AIS153 Multiplexer

Dual 4-Input Multiplexer

Preliminary Specification

FEATURES

- Non-inverting outputs
- Common select inputs
- · Separate enable for each section
- · See "ALS253 for 3-State version

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS153	7ns	7.5mA

DESCRIPTION

The 74ALS153 has two identical 4-input multiplexers with 3-state outputs which select two bits from four sources by using common select inputs (So,S1). The two 4input multiplexer circuits have individual active-Low Enables (E_a,E_b) which can be used to strobe the outputs independently. Outputs (Y_a, Y_b) are forced Low when the corresponding enable is High.

The 74ALS153 is the logic implementation of a 2-pole,4-position switch, where the position of the switch is determined by the logic levels supplied to the common select inputs.

OPPERING INFORMATION

AUDEDING IN ALIMATION	*
PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74ALS153N
16-Pin Plastic SO	N74ALS153D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
l _{0a} - l _{3a}	Port A data inputs	1.0/1.0	20μA/0.1mA
1 _{0b} - 1 _{3b}	Port B data inputs	1.0/1.0	20μA/0.1mA
S ₀ - S ₂	Common Select inputs	1.0/1.0	20μA/0.1mA
Ē,	Port A Enable input (active Low)	. 1.0/1.0	20μΑ/0.1mA
E,	Port B Enable input (active Low)	1.0/1.0	20μA/0.1mA
Y _a , Y _b	Outputs	130/240	2.6mA/24mA


NOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.

PIN CONFIGURATION 16 V_{CC} 15 E, 14 S₀ 13 1 20 6 10 1₀₀ Ya 7

TOP VIEW






August 1988

GND 8

5-66

LOGIC DIAGRAM



FUNCTION TABLE

	INPUTS					OUTPUT	
S,	8,	6	I,	l ₂	l _a	È	Y
Х	X	Х	X	Х	X	Н	L
L	L	L	х	x	х	L	L
L	L	Н	х	х	x	L	н
н	L	x	L	x	х	L	L
н	L	x	н	х	x	L	н
L	н	x	X	L	x	L	L
L	Н	×	х	н	x	L	н
н	H	×	х	x	L	L	L
н	н	х	х	х	н	Ĺ	н

H = High voltage level
L = Low voltage level
X = Don't care

74ALS153

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
VIN	Input voltage	-0.5 to +7.0	V
1 _N	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
lout	Current applied to output in Low output state	48	mA
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

			LIMITS		
SYMBOL	PARAMETER	Min	Nom	Mex	UNIT
V _{CC}	Supply voltage	4.5	5.0	5.5	٧
V _{IH}	High-level input voltage	2.0			٧
VIL	Low-level input voltage			0.8	٧
1 _K	input clamp current			-18	mA
I _{OH}	High-level output current			-2.6	mA
loL	Low-level output current			24	mA
TA	Operating free-air temperature range	0		70	%

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				.1		LIMITS	3	
SYMBOL PARAMETER		TEST CONDITIONS ¹			Min	Typ ²	Mex	UNIT
		V _{CC} ±10%	V _{IL} = MAX,	1 _{OH} = -0.4mA	V _{CC} - 2			٧
VOH	V _{OH} High-level output voltage	V _{CC} = MIN	V _{IH} = MIN	I _{OH} = -2.6mA	2.4			V
.,		V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 12mA			0.25	0.4	٧
V _{OL}	Low-level output voltage	V _{IL} = MAX, V _{IH} = MIN	I _{OL} = 24mA			0.35	0.5	V
VIK	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.5	٧	
l _l	Input clamp current at maximum input voltage	V _{CC} = MAX, \	/ ₁ = 7.0V				0.1	mA
l _{IH}	High-level input current	V _{CC} = MAX, \	/ ₁ = 2.7V				20	μA
I _{IL}	Low-level input current	$V_{CC} = MAX, V_1 = 0.4V$		1		-0.1	mA	
103	Output current	V _{CC} = MAX, \	V _O = 2.25V		-30		-112	mA
lcc	Supply current (total)	V _{CC} = MAX				7.5	14	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 The output conditions have been chosen to produce a current that closely approximates one half of the true short-ciruit output current, t_{car}.


Multiplexer

74ALS153


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	TEST CONDITION $ \begin{array}{c} \text{LIMITS} \\ T_A = 0^{\circ}\text{C to} \\ V_{CC} = 5V : \\ C_L = 50 \\ R_L = 50 \end{array} $		UNIT
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1	3	10 15	ns
t _{PLH} t _{PHL}	Propagation delay S _n to Y	Waveform 2	5 5	21 21	กร
t _{ры} t _{ры}	Propagation delay	Waveform 2	5 5	18 18	ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



74ALS157, 74ALS158 Data Selectors/Multiplexers

74ALS157 Quad 2-input DataSelect/Multiplexer, NonInverting 74ALS158 Quad 2-input Data Selector/Multiplexer, Inverting

Product Specification

DESCRIPTION

The 74ALS157 is a Quad 2-input multiplexer which selects 4 bits of data from one of two sources under the control of a common Select input (S). The Enable input (\overline{E}) is active when Low. When \overline{E} is High, all of the outputs (Y_n) are forced Low regardless of all other input conditions.

Moving data from two registers to a common output bus is a typical use of the 74ALS157. The state of the Select input determines the particular register from which the data comes.

The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The 74ALS158 is similar but has inverting outputs (\overline{Y}_n) .

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS157	6.0ns	6mA
74ALS158	6.0ns	6mA

ORDERING INFORMATION


PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-pin Plastic DIP	N74ALS157N, N74ALS158N
16-pin Plastic SO	N74ALS157D, N74ALS158D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
I _{nA} , I _{nB} , I _{nC}	Data inputs	1.0/1.0	20μΑ/0.1mA
S	Select input	1.0/1.0	20µA/0.1mA
Ē	Enable input	1.0/1.0	20μA/0.1mA
$Y_A - Y_D, \overline{Y}_A - \overline{Y}_D$	Data outputs	20/240	0.4mA/24mA

MOTE

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.






September 21, 1988


5-70

Data Selectors/Multiplexers


74ALS157, 74ALS158


TOP VIEW











FUNCTION TABLE

	OUTPUT			
Ē	8	Ym		
Н	X	X	Х	L
L	L	L	х	L
L	L	Н	Х	Н
L	Н	X	L	L
L	Н	X	H	Н

H = High voltage level

FUNCTION TABLE

-	INPUTS						
E	8	₹,					
H	Х	Х	х	Н			
L	L	L	X	Н			
L	L	Н	х	L			
L	Н	Х	L	Н			
L	Н	X	Н	L			

H = High voltage level

L = Low voltage level

X = Don't care

L = Low voltage level

X = Don't care

Data Selectors/Multiplexers

74ALS157, 74ALS158

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
Vcc	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	٧
l _{iN}	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
lout	Current applied to output in Low output state	16	mA
TA	Operating free-air temperature range	0 to +70	•€
T _{STG}	Storage temperature	-65 to +150	° C

RECOMMENDED OPERATING CONDITIONS

SYMBOL			LIMITS			
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.5	5.0	5.5	٧	
V _H	High-level input voltage	2.0			٧	
V _L	Low-level input voltage			0.8	٧	
l _{IK}	Input clamp current			-18	mA	
loн	High-level output ourrent			-0.4	mA	
lou	Low-level output current			8	mA	
T _A	Operating free-air temperature range	0		70	°C	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER							
SYMBOL			Т	Min	Typ ²	Mex	UNIT	
v _{он}	High-level output voltag	•	V _{CC} ±10%, V _{IL} = MAX, V _{IH} = MIN	I _{OH} = MAX	V _{CC} -2			v
	Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	loL=4mA		0.25	0.4	٧
VOL				I _{OL} = 8mA		0.35	0.5	V
V _{IK}	input clamp voltage		V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.2	٧
i,	Input current at maximum input voltage		V _{CC} = MAX, V ₁ = 7.0V				0.1	m/
I _{BH}	High-level input current		V _{CC} = MAX, V _j = 2.7V				20	μ/
Jg	Low-level input current		V _{CC} = MAX, V	= 0.4V			-0.1	m
lo ³	Output current		V _{CC} = MAX, V	O = 2.25V	-30		-112	m/
	Supply current	74ALS157	W MAY			6	11	m
'cc	(total) 74ALS1		V _{CC} = MAX			6	10	m/


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 The output conditions have been chosen to produce a current that closely approximates one half of the true short-ciruit output current, I_{CS}.


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LII T _A = 0°C V _{CC} = 5 C _L = R _L =	UNIT		
				Min	Max	
t PLH PHL	Propagation delay		Waveform 1	2.0 2.0	9.0 9.0	ns
PLH PHL	Propagation delay S to Yn	74ALS157	Waveform 1, 3	4.0 4.0	12 12	ns
t _{PLH}	Propagation delay		Waveform 3	4.0 7.0	11 14,	ns
EPLH PHL	Propagation delay		Waveform 2	2.0 2.0	8.0 8.0	ns
PLH	Propagation delay S to Yn	74ALS158	Waveform 2, 4	4.0 4.0	12 12	ns
PHL	Propagation delay		Waveform 4	4.0 4.0	14 14	ns ·,

AC WAVEFORMS




TEST CIRCUIT AND WAVEFORMS



DEFINITIONS

- R_L = Load resistor; see AC CHARACTERISTICS for value.
- CL = Equal capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



| INPUT PULSE REQUIREMENTS | The published | Rep. Rate | tw | to the published | The published

74ALS161B,74ALS163B Counters

FEATURES

- Synchronous counting and loading
- Two count enable inputs for n-bit cascading
- · Positive edge-triggered clock
- · Asynchronous Reset ('ALS161B)
- · Synchronous Reset ('ALS163B)
- · High speed synchronous expansion
- Typical count rate of 140MHz DESCRIPTION

Synchronous presettable 4-bit binary counters ('ALS161B, 'ALS163B) feature an internal carry look-ahead and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock. The clock input is buffered.

The outputs of the counters may be preset to High or Low level. A Low level at the Parallel Enable (\overline{PE}) input disables the counting action and causes the data at the D_0 - D_3 inputs to be loaded into the counter on the positive-going edge of the clock (provided that the setup and hold requirements for \overline{PE} are met). Preset takes place regardless of the levels at Count Enable (CEP, CET) inputs.

A Low level at the Master Reset ($\overline{\rm MR}$) input sets all the four outputs of the flip-flops (O_0 – O_3) in 'ALS161B to Low levels, regardless of the levels at CP,PE,CET and CEP inputs (thus providing an asynchronous clear function). For the 'ALS163B the clear function is synchronous. A Low level at the Synchronous Reset ($\overline{\rm SR}$) input sets all four outputs of the flip-flogo(O_0 – O_3) to Low levels after the next positive-going transition on the clock (CP) input (provided that the setup and hold time require-

4-Bit Binary Counters Product Specification

TYPE	TYPICAL F MAX	TYPICAL SUPPLY CURRENT (TOTAL) 10mA		
74ALS161B	140MHz			
74ALS163B	140MHz	10mA		

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic Dip	74ALS161BN, 74ALS163BN
16-Pin Plastic SO	74ALS161BD, 74ALS163BD

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₃	Data inputs	1.0/1.0	20μΑ/0.1mA
CEP	Count Enable Parallel input	1.0/1.0	20 A/0.1mA
CET	Count Enable Trickle input	1.0/1.0	20 A/0.1mA
CP .	Clock input (active rising edge)	1.0/1.0	20 A/0.1mA
PE	Parallel Enable input (active Low)	1.0/1.0	20μΑ/0.1mA
MR	Asynchronous Master Reset input (active Low) for 'ALS161B	1.0/1.0	20μΑ/0.1mA
SR	Synchronous Reset input (active Low) for 'ALS163B	1.0/1.0	20μΑ/0.1mA
TC	Terminal count output	20/80	0.4mA/8mA
Q ₀ -Q ₃	Flip-flop outputs	20/80	0.4mA/8mA


NOTE

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


ments for SR are met). This action occurs regardless of the levels at PE, CET, and CEP inputs. The synchronous reset feature enables the designer to modify the maximum

count with only one external NAND gate (see Figure A). The carry look-ahead simplifies serial cascading of the counters. Both Count Enable (CEP and CET) inputs must be High to


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)





Counters

74ALS161B, 74ALS163B

PIN CONFIGURATION








count. The CET input is fed forward to enable the TC output. The TC output thus enabled will produce a High output pulse of a duration approximately equal to the High level output of

Q₀. This pulse can be used to enable the next cascaded stage (see Figure B). The TC output is subjected to decoding spikes due to internal race conditions. Therefore, it is not recom-

GNO - Ph B

mended for use as clock or asynchronous reset for flip-flops, registers, or counters.

APPLICATIONS



MODE SELECT-FUNCTION TABLE for 'ALS161B

	INF	UTS				OUT	OPERATING MODE		
MR	CP	CEP	CET	PE	0,	Q,	tc	OPENATING MODE	
L	X	Х	X	X	X	L	L	Reset (clear)	
Н	†	Х	X	1	1	L	L	Parallel lodd	
н	Ť	X	X	1	h	H	(a)	Paranel loug	
н	†	h	h	h	х	count	(a)	Count	
Н	X	1	. Х	h	Х	4,	(a)	Hold (de nathing)	
н	X	×	1	h.	X	Q _n	L		

MODE SELECT-FUNCTION TABLE for 'AL\$163B

	INF	UTS			OUT	OPERATING MODE		
SR	CP	GEP	CET	PE	D,	O,	10	OPERATING MODE
1	1	. Х	Х	Х	X	L	L	Reset (clear)
ħ	Ť	X	×	1 "	1	L	F 2	Painty had
h	†	X	X	1	h	H.	(46)	Rock
h	Ť	h	h	h	Х	count	(a)	Count
h	X	1	х	h	Х	Q _n	(a)	Hold (do nothing)
h	X	X	1	h	×	Q ₀	L	

- High voltage level

- High voltage level one setup prior to the Low-to-High clock transition

- Low voltage level

Low voltage level one setup prior to the Low-to-High clock transition
 Lower case letters indicate the state of the referenced output prior to the Low-to-High clock transition


- Don't care

Low-to-High clock transition
 The TC output is High when CET is High and the counter is at Terminal Count (H#H#f)


STATE DIAGRAM

Logic equations: Count Enable=CEP-CET-PE TC-Q,-Q,-Q,-CET

LOGIC DIAGRAM for 'ALS161B



LOGIC DIAGRAM for 'ALS163B



Counters

74ALS161B, 74ALS163B

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	٧
VIN	Input voltage	-0.5 to +7.0	V
IN	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
OUT	Current applied to output in Low output state	16	mA
TA	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL			LIMITS			
	PARAMETER	Min	Min Nom M		UNIT	
v _{cc}	Supply voltage	4.5	5.0	5.5	٧	
V _{IH}	High-level input voltage	2.0			٧	
V _{IL}	Low-level input voltage			0.8	٧	
I _K	Input clamp current			-18	mA	
ОН	High-level output current			-0.4	mA	
OL	Low-level output current			8	mA	
TA	Operating free-air temperature range	0		70	°C	

DC FLECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS ¹			Min	Typ ²	Max	UNIT
V _{OH} High-level output voltage		V _{CC} ±10%, V _{IL} = MAX, V _{IH} = MIN, I _{CH} = -0.4mA		V _{CC} - 2			·V	
V Low lovel authors walkers	V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 4mA			0.25	0.4	٧	
VOL	Low-level output voltage	V _{IL} = MAX, V _{IH} = MIN	I _{OL} = 8mA			0.35	0.5	٧
V _{IK}	input clamp voltage	V _{CC} = MIN, I ₁ = I _H	<			-0.73	-1.5	٧
11	Input current at maximum input voltage	V _{CC} = MAX, V _I =	7.0V				0.1	mA
I _{IH}	High-level input current	V _{CC} = MAX, V _I =	2.7V				20	μА
IIL	Low-level input current	V _{CC} = MAX, V _I = (0.4V				-0.1	mA
103	Output current	V _{CC} = MAX, V _O =	2.25V		-30		-112	mA
lcc	Supply current (total)	V _{CC} = MAX				10	21	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.
3. The output conditions have been chosen to produce a current that closely approximates one half of the true short-ciruit output current, I_{CS}.

AC ELECTRICAL CHARACTERISTICS


,				Lin	AITS		
SYMBOL	PARAMETER		TEST CONDITION	$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT	
				Min	Max		
f _{MAX}	Maximum clock frequency		Waveform 1	100		MHz	
^t PLH ^t PHL	Propagation delay CP to Q _n		Waveform 1	4 6	13 16	ns	
^t PLH ^t PHL	Propagation delay CP to TC		Waveform 1	6	16 16	ns	
^t PLH ^t PHL	Propagation delay CET to TC		Waveform 2	3	10 10	ns	
t _{PHL}	Propagation delay	'161B	Waveform 3	8	15	กร	
^t PHL	Propagation delay	'161B	Waveform 3	11	19	ns	

AC SETUP REQUIREMENTS


			LII	UITS	
SYMBOL	PARAMETER	TEST CONDITION	T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
			Min	Max	
t _s (H) t _s (L)	Setup time, High or Low D _n to CP	Waveform 6	8 8		ns
	Hold time, High or Low D _n to CP	Waveform 6	0		ns
t (H) t (L)	Setup time, High or Low PE or SR to CP	Waveform 5 or 6	10 10		ns
t _ի (H) էի(L)	Hold time, High or Low PE or SR to CP	Waveform 5 or 6	0		ns
t (H) t (L)	Setup time, High or Low CET or CEP to CP	Waveform 4	10 10		ns
ኒ (H) ኒ (L)	Hold time, High or Low CET or CEP to CP	Waveform 4	0		ns
t, (H) t, (L)	CP pulse width (Load) High or Low	Waveform 1	5 5		ns
(, (H) (, (L)	CP pulse width (Count) High or Low	Waveform 1	5 5		ns
t _w L)	MR or SR pulse width, Low	Waveform 3	5		ns
t _{REC}	Recovery time, MR or SR to CP	Waveform 3	10		ns

Counters

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



74ALS164 Shift Register

8-Bit Serial-in Parallel-Out Shift Register Preliminary Specification

FEATURES

- · Gated serial data inputs
- · Typical shift frequency of 60 MHz
- Asynchronous Master Reset
- Buffered Clock and Data Inputs
- · Fully synchronous data transfer

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS164	60 MHz	3.5 mA

DESCRIPTION

The 74ALS164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (D_{sa}, D_{sb}); either input can be used as an active-High enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied High.

Data shifts one place to the right on each Low-to-High transition of the Clock (CP) input, and enters into Q_a the logical AND of the two Data inputs (D_{aa} , D_{ab}) that existed one setup time before the rising clock edge. A Low level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all outputs Low.

ORDERING INFORMATION

PACKAGES	COMMERCIAL HANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic DIP	74ALS164N
14-Pin Plastic SO	74ALS164D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
D _{sa} , D _{sb}	Data inputs	1.0/1.0	20μA/0.1mA
CP	Clock Pulse input (active rising edge)	1.0/1.0	20μΑ/0.1mA
MR	Master Reset input (active-Low)	1.0/1.0	20µA/0.1mA
Q ₀ -Q ₇	Outputs	20/80	0.4mA/8mA


NOTE

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION




LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)



August 16, 1988



FUNCTION TABLE

OPERATING MO	OUTPUTS			INPUTS			
OPERATING MO	Q ₀ Q ₁ Q ₇		CP Dag Deb		IR CP		
Reset (clear)	· L	L	L	Х	Х	×	L
	q ₆	90	L	1	-	1	Н
Shift	q _s	90	L	h	1	Ť	Н
]	q,	90	L		h	1	Н
]	q,	q ₀	Н	h	h	Ť	Н

= High voltage level

High voltage level one set-up time prior to the Low-to-High clock transition

Low voltage level

Low voltage level one set-up time prior to the Low-to-High clock transition


Lower case letters indicate the state of the referenced input (or output) on setup time prior

to the Low-to-High clock transition

- Don't care

Low-to-High clock transition

APPLICATION



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	~-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
ООТ	Current applied to output in Low output state	16	mA
TA	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	L	LIMITS				
		Min	Nom	Max	UNIT		
v _{cc}	Supply voltage	4.5	5.0	5.5	V		
V _{IH}	High-level input voltage	2.0			. v		
V _{IL}	Low-level input voltage			0.8	V		
I _{IK}	Input clamp current			-18	mA		
ОН	High-level output current			-0.4	mA		
OL	Low-level output current			8	mA		
TA	Operating free-air temperature range	0		70	*C		

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDIT	TEST CONDITIONS ¹		LIMITS		
				Min	Typ ²	Max	UNIT
V _{OH}	High-level output voltage	V _{CC} ±10%, V _{IL} = MAX, V _{IH} = MIN, I _{OH} = MAX		V _{CC-2}			٧
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IL} = MAX	I _{OL} = 4mA		0.25	0.4	+ v	
		V _{IH} = MIN	I _{OL} = 8mA		0.35	0.5	V
VIK	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{BK}$				-1.5	V
I ₁	Input current at maximum input voltage	V _{CC} = MAX, V ₁ = 7.0V				100	μA
I _{BH}	High-level input current	V _{CC} = MAX, V ₁ = 2.7V		1		20	μA
I _{IL}	Low-level input current	V _{CC} = MAX, V _I = 0.4V		1		-0.1	mA
10 ³	Output current	V _{CC} = MAX, V _O = 2.25V		-30		-112	mA
l _{cc}	Supply current (total)	V _{CC} = MAX			10		mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.


3. The output conditions have been chosen to produce a current that closely approximates one half of the true short-ciruit output current, loss.

Shift Register

AC ELECT	RICAL CHARACTERISTIC	<u>cs</u>
SYMBOL	PARAMETER	TEST CONDITION


SYMBOL	PARAMETER	TEST CONDITION	LIMITS T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
	•		Min	Mex	
f _{MAX}	Maximum Clock frequency	Waveform 1	45		MHz
PLH PHL	Propagation delay CP to O _n	Waveform 1	3.0 4.0	12.0 12.0	กร
t _{PHL}	Propagation delay MR to Qn	Waveform 2	2.0	10.0	R\$

SYMBOL	PASAMETER	TEST CONDITION	Vac. * 5	TS 10 +70°C V ±10% 50pF 500Ω	UNIT
			Min	Max	1
t (H) t (L)	Set-up time D _n to CP	Waveform 3 Waveform 3	10.0 10.0		ns
ዩ _ከ (H) ዩ _ከ (L)	Hold time	Waveform 3 Waveform 3	0		ns
₹~(H)	CP Pulse width, High or Low	Waveform 1 Waveform 1	10.0 10.0		ns
₹ ₄ (L)	MR Pulse width, Low	Waveform 2	10.0		ne
REC	Recovery time, MR to CP	Waveform 2	6.0		ns



74ALS164

TEST CIRCUIT AND WAVEFORMS




Test Circuit for Totem-Pole Outputs

DEFINITIONS

R_L = Lond resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = Termination resistance should be equal to <math>Z_{OUT}$ of pulse generators.



Input Pulse Definition

FAMILY	INF	PUT PULSE F	UT PULSE REQUIREMENTS		
	Amplitude	Rep. Rate	t _W	t _{TLH}	t _{THL}
74ALS	3.5V	1MHz	500ns	2.0ns	2.0ns

74ALS174

Flip-Flop

Hex D Flip-Flops

Preliminary Specification

FEATURES

- Six edge-triggered D-type flipflops
- Buffered common Clock
- Buffered, asynchronous Master Reset

DESCRIPTION

The 74ALS174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.

All Q outputs will be forced Low independent of Clock or Data inputs by a Low voltage level on the $\overline{\text{MR}}$ input. The device is useful for applications where true outputs only are required, and the Clock and Master Reset are common to all storage elements.

TYPE	TYPICAL IMAX	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS174	60 MHz	11 mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C 74ALS174N	
16-Pin Plastic DIP		
16-Pin Plastic SO	74ALS174D	


and reset (clear) all flip-flops simultane- INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
D ₀ - D ₅	Data inputs	1.0/1.0	20μA/0.1mA
CP	Clock Pulse input (active rising edge)	1.0/1.0	20 A/0.1mA
MR	Master Reset input(active-Low)	1.0/1.0	20μA/0.1mA
Q ₀ -Q ₅	Outputs	20/80	0:4mA/8mA


NOTE

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION




LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)



August 16, 1968



FUNCTION TABLE

INPUTS		PUTS OUTPUTS		
MR	CP	CP D Q		OPERATING MODE
L	Х	x	L	Reset (clear)
H	↑	h	H I	Load "1"
н	1	1	L	Load "0"

H = High voltage level

L = Low voltage level X = Don't care

T= Low-to-High Clock transition
h = High voltage level one set-up time prior to the Low-to-High Clock transition.

I = Low voltage level one set-up time prior to the Low-to-High Clock transition.

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
Į N	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
OUT	Current applied to output in Low output state	16	mA
TA	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		LIMITS		
	FARAMETER	Min	Nom	Max 5.5 0.8 -18	TINU
v _{cc}	Supply voltage	4.5	5.0	5.5	V
V _{BH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	v
I _K	Input clamp current				mA
I _{OH}	High-level output current			-0.4	mA
OL	Low-level output current			8	mA
TA	Operating free-air temperature range	0		70	*C

August 16, 1988

74ALS174

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			TEST CONDITIONS ¹			LIMITS			
SYMBOL	PARAMETER	TEST CONDIT				Max	UNIT		
V _{OH} High-level outputvoltage		V _{CC} ±10%, V _{IL} = MAX, V _{IH} =	V _{CC} -2			٧			
		V _{CC} = MIN, V _{IL} = MAX	l _{OL} = 4mA	1	0.25	0.4	٧		
V _O L	Low-level output voltage	V _{IH} = MIN	I _{OL} = 8mA		0.35	0.5	٧		
V _{IK}	Input clamp voltage	V _{CC} = MIN, 1 ₁ = 1 _{IK}				-1.5	V		
i _l	Input current at maximum input voltage	V _∞ = MAX, V ₁ = 7.0V				100	μА		
I _M	High-level input current	V _{CC} = MAX, V ₁ = 2.7V				20	μА		
I _R	Low-level input current	V _{CC} = MAX, V _I = 0.4V				-0.1	mA		
10 ³	Output current	V _{CC} = MAX, V _O = 2.25V		-30		-112	mA		
1 _{cc}	Supply current (total)	V _{CC} = MAX			11	19	mA		

1. For conditions shown as MiN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 The output conditions have been chosen to produce a current that closely approximates one half of the true short-ciruit output current, log.


AC ELECTRICAL CHARACTERISTICS

			LIM		
SYMBOL	PARAMETER	TEST CONDITION	V _{CC} = 5	to +70°C V ±10% 50pF 500Ω	UNIT
			Min	Max	
f _{MAX}	Maximum Clock frequency	Waveform 1	50		MHz
PLH PHL	Propagation delay CP to Q,	Waveform 1	3.0 5.0	15.0 17.0	ns
Ън	Propagation delay MR to Q	Waveform 2	8.0	23.0	ns


AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	T _A = 0°C V _{CC} = 5' C _L = R _L =	UNIT	
			Min .	Max	1
t _s (H) t _s (L)	Set-up time D _n to CP	Waveform 3 Waveform 3	10.0 10.0		ns
ւ _ր (H) ւ _ր (L)	Hold time D to CP	Waveform 3 Waveform 3	0		ns
۲.(۲)	CP Pulse width, High or Low	Waveform 1 Waveform 1	10.0 10.0		ns
Ç (L)	MR Pulse width, Low	Waveform 2	10.0		ns
trec	Recovery time, MR to CP	Waveform 2	6.0		กร

AC WAVEFORM



TEST CIRCUIT AND WAVEFORMS



74ALS175

Flip-Flop

Quad D Filp-Flops
Preliminary Specification

FEATURES

- · Four edge-triggered D filp- flops
- Buffered common Clock
- Buffered, asynchronous Master Reset
- True and complementary outputs

DESCRIPTION

The 74ALS175 is a quad, edge-triggered D-type flip-flops with individual D inputs and both Q and \overline{Q} outputs. The common buffered Clock (CP) and Master Reset (\overline{MR}) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.

All Q outputs will be forced Low independent of Clock or Data inputs by a Low voltage level on the $\overline{\text{MR}}$ input. The device is useful for applications where both true and complement outputs are required, and the Clock and Master Reset are common to all storage elements.

TYPE	TYPICAL I _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS175	60 MHz	11 mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	74ALS175N
16-Pin Plastic SO	74ALS175D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
D ₀ . D ₃	Data inputs	1.0/1.0	20μA/0.1mA
CP	Clock Pulse input (active rising edge)	1.0/1.0	20 A/0.1mA
MR	Master Reset input (active-Low)	1.0/1.0	20μA/0.1mA
Q ₀ -Q ₃	True outputs	20/80	0.4mA/8mA
ರೄ-ರೄ	Complementary outputs	20/80	0.4mA/8mA


MOTE

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION




LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)



February 1988



FUNCTION TABLE

, I e	14.00	INPU1	OUTPUTS			
OPERATING MODE	MR	CP	D _n	Qn	Q,	
Reset (clear)	L	X	Х	L	Н	,
Load "1"	Н	1	· h	н	· L	
Load "0"	н	1	5-1	L	Н	

H = High voltage level

L = Low voltage level

X = Don't care

1= Low-to-High Clock transition
h =High voltage level one set-up time prior to the Low-to-High Clock transition.

I = Low voltage level one set-up time prior to the Low-to-High Clock transition.

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	nput current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
LOUT	Current applied to output in Low output state	16	mA
T _A	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	ec .

RECOMMENDED OPERATING CONDITIONS

YMBOL	PAR	AMETER	,		LIMITS			
	,	FARMETER	**		Min	Nom	Max	וואט
v _{cc}	Supply voltage		:		4.5	5.0	5.5	For V
V _H	High-level input voltage				2.0			1 4
V _{IL}	Low-level input voltage						0.8	V
I _{IK}	Input clamp current						-18	mA
ОН	High-level output current						-0.4	mA
l _{OL}	Low-level output current						8	+
т.	Operating free-air temperature rang						70	mA

February 1988

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		1			LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS ¹		Min	Typ ²	Max	UNIT	
V _{OH}	High-level output voltage	V _{CC} ±10%, V _{IL} = MAX, V _{IH} =	MIN, I _{OH} = MAX	V _{cc} -2			v	
V	Low-level output voltage	V _{CC} = MIN, V _{IL} = MAX	I _{OL} = 4mA		0.25	0.4	V	
VoL	Con-level corbot voltage	V _{IH} = MIN	I _{OL} = 8mA		0.35	0.5	٧	
VIK	Input clamp voltage	V _{CC} = MIN, I ₁ = I _{IK}				-1.5	٧	
l _i	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V				100	μА	
I _H	High-level input current	$V_{CC} = MAX, V_1 = 2.7V$				20	μΑ	
1 _{IL}	Low-level input current	V _{CC} = MAX, V _I = 0.4V				-0.1	mA	
103	Output current	V _{CC} = MAX, V _O = 2.25V		-30		-112	mA	
Icc	Supply current (total)	V _{CC} = MAX			9	14	mA	

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 The output conditions have been chosen to produce a current that closely approximates one half of the true short-ciruit output current, I_{CS}.


AC ELECTRICAL CHARACTERISTICS

SYMBOL	SYMBOL	PARAMETER	TEST CONDITION	T ₄ = 0°C V _{CC} = 5 C ₁ =	LIMITS T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		
			Min	Max			
f _{MAX}	Maximum Clock frequency	Waveform 1	50		MHz		
PLH PHL	Propagation delay CP to Q ₁ or Q ₂	Waveform 1	3.0 5.0	15.0 17.0	กร		
t _{PLH}	Propagation delay MR to Q	Waveform 2	5.0	18.0	ns		
¹ PHL	Propagation delay MR to On	Waveform 2	8.0	23.0	กร		


AC SETUP REQUIREMENTS

symbol	PARAMETER	TEST CONDITION	LIM TA = 0°C VCC = 5 CL = RL =	UNIT	
			Min	Max	
t _s (H) t _s (L)	Set-up time D _n to CP	Waveform 3 Waveform 3	10.0 10.0		ns
ኒ (H) ኒ (L)	Hold time D _n to CP	Waveform 3 Waveform 3	0		ns
: (H)	CP Pulse width, High or Low	Waveform 1 Waveform 1	10.0 10.0		ns
(,(L)	MR Pulse width, Low	Waveform 2	10.0		ns
trec	Recovery time, MR to CP	Waveform 2	6.0		ns

AC WAVEFORM



TEST CIRCUIT AND WAVEFORMS



74ALS191 Counter

Up/Down Binary Counter With Reset and Ripple Clock Preliminary Specification

FEATURES

- · Synchronous, reversible counting
- Asynchronous parallel load capability
- · Cascadable without external logic
- · Single up/down control input

DESCRIPTION

The 74ALS191 is a presettable 4-bit Binary up/down Counter. It contains four edge-triggered master/slave flip-flops with internal gating and steering logic to provide asynchronous preset and synchronous count up and count down operations. Asynchronous parallel load capability permits the counter to preset to any desired number. Information present on the parallel data inputs (D₀-D₃) is loaded into the counter and appears on the outputs when the parallel load (PL) input is Low.This operation overrides the counting function. Counting is inhibited by a High level on the count enable (CE) input. When CE is Low, internal state changes are initiated. Overflow/ underflow indications are provided by two types of outputs, the Terminal Count (TC) and Ripple Clock (RC).

The TC output is normally Low and goes High when the count reaches zero in the count-down mode or "15" in the count up mode. The TC output will remain High until a state change occurs, either by counting or presetting, or

TYPE	TYPICAL f MAX	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS191 ·	40MHz	12mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic Dip	74ALS191N
16-Pin Plastic SO	74ALS191D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	HIGH/LOW
D ₀ - D ₃	Data inputs	1.0/1.0	20μA/0.1mA
CE	Count enable input (active Low)	1.0/1.0	20μA/0.1mA
CP	Clock input (active rising edge)	1.0/1.0	20μΑ/0.1mA
PL	Asynchronous parallel load control input (active Low)	1.0/1.0	20μA/0.1mA
Ū/O	Up/Down count control input	1.0/1.0	20μ A /0.1mA
Q ₀ -Q ₃	Flip-flop outputs	20/80	0.4mA/8mA
RC	Ripple clock output (active Low)	20/80	0.4mA/8mA
TC	Terminal count output	20/80	0.4mA/8mA


NOTE

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


until \overline{U}/D is changed. TC output should not be used as a clock signal because it is subject to-decoding spikes. The TC signal is used internally to enable the \overline{RC} output,. When TC is

High and \overline{CE} is Low, the \overline{RC} follows the clock pulse. The \overline{RC} output essentially duplicates the Low clock pulse width, although delayed in time by two gate delays.


PIN CONFIGURATION




LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)



August 16, 1988



MODE SELECTION FUNCTION TABLE

	11	(PUTS			OUTPUT	
PL	Ū/D	CE	CP	D _n	Q _n	OPERATING MODE
L L	X	X X	X	L H	L H	Parallel load
Н	L	ł	1	х	Count up	Count up
Н	Н	1	1	Х	Count down	Count down
Н	х	Н	х	х	No change	Hold (do nothing)

TC and RC FUNCTION TABLE

INPUTS		TERM	TERMINAL COUNT STATE			OUTPUTS		
מעו	CE	CP	Q,	Q,	Q,	Q,	TC	RC
Н	Н	Х	Н	Н	Н	Н	L.	H
L	Н	X	Н	Н	Н	Н	Н	Н
L	L	ប	Н	Н	Н	Н	1	ប
L	Н	X	L	L	L	L	L	Н
Н	Н	X	L	L	L	L	Н	Н
н	L	U	L	L	L	L	1	U

= High voltage level one set-up time prior to the Low-to-High clock transition


- Low voltage level one set-up time prior to the Low-to-High clock transition

- Don't care

Low-to-High clock transition

Low pulse High-to-Low clock transition

APPLICATIONS



The 'ALS191 simplifies the design of multistage counters, as indicated in Figures 1a and 1b. In Figure 1a, each RC output is used as the clock input for the next higher stage. When the clock input source has limited drive capability this configuration is particulary advantageous, since the clock source drives only the first stage. It is only necessary to inhibit the first stage to prevent counting in all stages, since a High signal on CE inhibits the RC output pulse as indicated in the Mode Select Table. The timing skew between state changes in the first stage and the last stages is represented by the

cumulative delay of the clock as it ripplesthrough the preceding stages. This is a disadvantage of the configuration in some applications.

Figure 1b shows a method of causing state changes to occur simultaneously in all stages. The RC output signals propagate in ripple fashion and all clock inputs are driven in parallel. The Low state duration of the clock in this configuration must be long enough to allow the negative going edge of the RC signal to ripple through to the last stage before the clock goes High. Since the RC output of any package

goes High shortly after its clock input goes High, there is no restriction on the High state duration of the clock.

In the Figure 1c, the configuration shown avoids ripple delays and their associated restrictions. The combined TC signals from all the preceding stages forms the CE input signal for given stage. An enable signal signal must also be included in each carry gate in order to inhibit counting. Since the TC output of a given stage is not affected by its own CE, the simple scheme of Figure 1a and 1b does not apply.

Counter

74ALS191

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
IN	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
OUT	Current applied to output in Low output state	16	mA
TA	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL			LIMITS				
STMBOL	PARAMETER	Min	Nom	Max	UNIT		
v _{cc}	Supply voltage	4.5	5.0	5.5	٧		
V _{IH}	High-level input voltage	2.0			٧		
V _{IL}	Low-level input voltage			8.0	٧		
I _K	Input clamp current			-18	mA		
Гон	High-level output current			-0.4	mA		
loL	Low-level output current			8	mA		
TA	Operating free-air temperature range	0		70	°C		

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹			LIMITS			
PANAMEIEN		16	ST CONDITIONS.		Min	Typ ²	Max	UNI
V _{OH}	High-level output voltage	V _{CC} ±10%, V _{IL} =	MAX, V _{IH} = MIN,	I _{OH} = -0.4mA	V _{CC} - 2			V
v	Low-level output voltage	V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 4mA			0.25	0.4	V
VOL	LOW-level octiful voilage	VIL = MIN	I _{OL} = 8mA			0.35	0.5	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I =	I _{IK}			-0.73	-1.5	٧
1,	Input current at maximum input voltage	V _{CC} = MAX, V _I	= 7.0V				0.1	mA
I _{BH}	High-level input current	V _{CC} = MAX, V _I	= 2.7V				20	μА
I _{IL}	Low-level input current	V _{CC} = MAX, V _I	= 0.4V				-0.1	mA
10 ³	Output current	V _{CC} = MAX, V _C	= 2.25V		-30		-112	mA
^I cc	Supply current (total)	V _{CC} = MAX				12	22	mA

NOTES:

^{1.} For conditions shown as MfN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 The output conditions have been chosen to produce a current that closely approximates one half of the true short-ciruit output current, I_{CC}.

Counter


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER:	TEST CONDITION	T _A = 0°C V _{CC} = ! C _L = R _L =	UNIT	
			Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	30		MHz
^t PLH ^t PHL	Propagation delay CP to O _n	Waveform 1	3 3	18 18	ns
PLH PHL	Propagation delay CP to TC	Waveform 1	8 8	31 31	ns
t _{PLH}	Propagation delay CP to RC	Waveform 2	5 5	20 20	ns
^t PLH ^t PHL	Propagation delay CE to RC	Waveform 2	4	18 18	ns
^t PLH ^t PHL	Propagation delay U/D to RC	Waveform 2	15 10	37 28	ns
^t PLH ^t PHL	Propagation delay U/D to TC	Waveform 4	8 8	25 25	ns
t _{PLH}	Propagation delay D _n to Any Output	Waveform 3	4	21 21	ns
^t PLH ^t PHL	Propagation delay PL to Any Output	Waveform 5	8	30 30	ns


AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIM TA = 0°C V _{CC} = 5 C _L = R _L =	UNIT	
			Min	Max	
t _s (H) t _s (L)	Setup time, High or Low D _n to PL	Waveform 6	50 50		ns
է _ր (H) Էր(L)	Hold time, High or Low D _n to PL	Wavelorm 6	5 5		ns
t _s (L)	Setup time, Low CE to CP	Waveform 6	20		ns
t _h (L)	Hold time, Low CE to CP	Waveform 5	0		ns
t (H) t (L)	Setup time, High or Low U/D to CP	Waveform 6	20 20		ns
ኒ _ካ (H) ኒ _ካ (L)	Hold time, High or Low U/D to CP	Waveform 6	0		ns
t, (H) t, (L)	CP Pulse width, High or Low	Waveform 1	16.5 16.5		ns
t _w (L)	PL Pulse width, Low	Waveform 5	20		ns
t _{REC}	Recovery time PL to CP	Waveform 5	20		ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



74ALS193 Counter

Synchronous Presettable 4-Bit Binary Counter With Seperate Up and Down Clocks

Preliminary Specification

FEATURES	TYPE	TYPICAL f MAX	TYPICAL SUPPLY CURRENT (TOTAL)
Synchronous, reversible counting	7.4ALS193	40MHz	12mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} * 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic Dip	N74ALS193N
16-Pin Plastic SO	N74ALS193D

INPLIT AND CUITPLIT LOADING AND FANCUIT TARLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₃	Data inputs	1,0/1.0	20μA/0.1mA
CPU	Count up clock (active rising edge)	1.0/1.0	20µA/0.1mA
ÇP _D	Gount down clock (active rising edge)	1.0/1.0	20µA/0.1mA
PL	Asynchronous parallel load control input (active Low)	1.0/1.0	20μA/0.1mA
MR	Asynchronous master reset input	1.0/1.0	20μΑ/0.1mA
Q, -Q3	Flip-flop outputs	20/80	0.4mA/8mA
TCU	Terminal count up output (active Low)	20/80	0.4mA/8mA
TCD	Terminal count down output (active Low)	20/80	0.4mA/8mA

NOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.

to go Low. TC_D will stay Low until CP $_D$ goes High again. Likewise, the TC_D output will go Low when the circuit is in the zero state and the CP_D goes Low. The TC outputs can be used as a clock signal to the next higher order circuit in a multistage counter, but will be delayed by two-gate delays from the original CP signal. When the asynchronous Parallel Load (PL) or

Master Reset (MR) is active it will override the clock inputs, unless the clock is already Low. In that case, the next Low-to-High transition of that clock will be interpreted as a legitimate signal and will be counted.

PIN CONFIGURATION

DESCRIPTION

· Asynchronous perallel load capa-

 Cascadable without external logic · Asynchronous reset (clear)

The 74ALS193 is a presettable 4-bit Binary

up/down Counter. Seperate up/down clocks. CP_U and CP_D respectively, simplify operation. The outputs change state synchronously with the Low-to-High transition of either Clock input. If the CP $_{\rm U}$ clock is pulsed while CP $_{\rm D}$ is held High, the device will count up...if CP $_{\rm D}$ is pulsed while CP $_{\rm U}$ is held High, the device will count down. The device can be cleared at any time by the asynchronous reset pin - it may also be loaded in parallel by activating the asynchronous parallel load pin. Inside the device are four master/slave JK flip-flops with the necessary steering logic to provide asynchronous reset, preset load, and synchronous count up and count down functions. One clock must be held High while counting with the other to avoid

either counting by two's or not at all, depending

on the state of the first JK flip-flop which cannot

toggle as long as either clock input is Low. Ap-

plications requiring reversible operation must


make the reversing decision while the activat-

ing clock is High to avoid erroneous counts.

The Terminal Count outputs (TC ; and TG) are normally High. When the circuit has


reached the maximum count of 15, the next

High-to-Low transistion of CP, will cause TC,





August 1988

LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)





MODE SELECTION TABLE

			INPU	TS				OUTPUTS						OPERATING
MR	PE	CPU	CPD	De	D1	D2	D3	00	Q1	Q2	Q3	TCU	TCD	
Н	X	Х	L	Х	X	X	X	L	L	L	L	Н	L	Reset (clear)
н	Х	X	H	Х	Х	Х	Х	L	L	L	L	н	н	
L	L	H	L	L	L	L	L	L	L	L	L	Н	L	
L	L	X	H	L	L	L	L	L	L	L	L	Н	н	Parallel load
L	L	L	Н	н	н	н	н	н	н	н	н	L	н	
Ł	L	H	Х	Н	Н	Н	н	Н	Н	Н	н	н	н	
L	Н	1	Н	X	X	X	Х		Coun	t up		H	Н	Count up
L	Н	Н	1	X	X	X	X		Count	down		Н	H2	Count down

= High voltage level

... High voltage level one set-up time prior to the Low-to-High clock transition

- Low voltage level

- Low voltage level one set-up time prior to the Low-to-High clock transition

= Don't care

= Low-to-High clock transition


NOTES:

1. $\overline{\text{TC}}_{\text{U}}$ =CP_U at terminal count up (HHHH). 2. $\overline{\text{TC}}_{\text{D}}$ =CP_D at terminal count down (LLLL).

Counter

74ALS193

FUNCTIONAL WAVEFORMS (Typical reset, load, and count sequences)



74ALS193

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{iN}	Input voltage	-0.5 to +7.0	V
IN	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
OUT	Current applied to output in Low output state	16	mA
T _A	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	. °C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.5	5.0	5.5	٧
V _{IH}	High-level input voltage	2.0			٧
V _K	Low-level input voltage			0.8	٧
1 _K	Input clamp.current			-18	mA
ГОН	High-level output current			-0.4	mA
lac	Low-level output current			8	mA
TA	Operating free-air temperature range	0		70	°C

		1				
SYMBOL	PARAMETER	TEST CONDITIONS ¹	Min	Typ ²	Max	UNIT
V _{OH}	High-level output voltage	V _{CC} ±10%, V _{IL} = MAX, V _{IH} = MIN, I _{OH} = -0.4mA	V _{CC} - 2			. V
		V _{CC} = MIN, V _{IL} = MAX,		0.25	0.4	٧
VOL	Low-level output voltage	V _{IL} = MAX, V _{IH} = MIN		0.35	0.5	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}		-0.73	-1.5	V
1,	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V			0.1	mA
I _{IH}	High-level input current	V _{CC} = MAX, V ₁ = 2.7V			20	μА
I _{IL}	Low-level input current	V _{CC} = MAX, V _I = 0.4V			-0.1	mA
lo ³	Output current	V _{CC} = MAX, V _O = 2.25V	-30		-112	mA
lcc	Supply current (total)	V _{CC} = MAX		12	22	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_a = 25^{\circ}C$.

3. The output conditions have been chosen to produce a current that closely approximates one half of the true ehort-ciruit output current, I_{cc} .


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIM T _A = 0°C V _{CC} = ! C _L = R _L =	UNIT	
			Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	30		MHz
^t PLH ^t PHL	Propagation delay CP _U or CP _D to Q _n	Waveform 1	4	19 17	ns
PLH PHL	Propagation delay CP _U to TC _U or CP _D to TC _D	Waveform 2	4 5	16 18	ns
t PLH PHL	Propagation delay PL to O _n	Waveform 4	8	30 28	ns
PLH PHL	Propagation delay PL to TC _U or TC _D	Waveform 4	8	30 28	ns
^t PLH ^t PHL	Propagation delay D _n to Q _n	Wavelorm 3	8	30 28	ns.
^t PLH ^t PHL	Propagation delay D _n to TC _U or TC _D	Waveform 3	8	30 28	ns .
^t PHL	Propagation delay MR to On	Waveform 4	5	17 17	ns
t PHL	Propagation delay MR to TC _U or TC _D	Waveform 4	8	30 28	ns


AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	T = 0°C	10 +70°C 5V ±10% 50pF 500Ω	UNIT
			Min	Max	
t (H)	Setup time, High or Low D _n to PL	Waveform 6	20 20		NS,
ኒ _/ (H) ኒ/(L)	Hold time, High or Low D _n to PC	Waveform 6	5 5		ns
t _w (H)	CP _U or CP _D Pulse width,		16.5		
(L)	High or Low	Waveform 1	16.5		ns
t _w (L)	CP _U or CP _D Pulse width Low (change of direction)	Waveform 1	20		ns
t _w (L)	PL Pulse width, Low	Waveform 5	20		ns
t _w (H)	MR Pulse width, High	Waveform 4	10		ns
t _{REC}	Recovery time PL to CP _U or CP _D	Waveform 5	20		118
t _{REC}	Recovery time MR to CP _U or CP _D	Waveform 4	20		ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



74ALS240A, 74ALS240A-1 Buffer

Octal Inverter Buffer (3-State)

Product Specification

FEATURES

- Octal bus interface
- 3-State buffer outputs sink 24mA and source 15mA
- The -1 version sinks 48mA i_{OL} within the ±5% V_{CC} range

DESCRIPTION

The 74ALS240A is an octal buffer that is ideal for driving bus lines or buffer memory address registers. The outputs are all capable of sinking 24mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features two Output Enables, \overline{OE}_a and \overline{OE}_b , each controlling four of the 3-state outputs. The 74ALS240A-1 sinks 48mA if the V_{CC} is limited to 5.0V ± 0.25V.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)		
74ALS240A	4.5ns			
74ALS240A-1	4.5ns	15mA		

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
0-Pin Plastic DIP	74ALS240AN, 74ALS240A-1N
)-Pin Plastic SOL	74ALS240AD, 74ALS240A-1D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
l _{an'} l _{bn}	Data inputs	1.0/1.0	20μΑ/0.1mA
OE, OE,	Output enable inputs (active Low)	1.0/1.0	20μΑ/0.1mA
Yan' Ybn	Data outputs	750/240	15mA/24mA
Ÿ _{an} , Ÿ _{bn}	Data outputs (-1 version)	750/480	15mA/48mA

MOTE


One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.

PIN CONFIGURATION




September 19, 1988

LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



5-107

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS			DUT	PUTS	
ŌĒ,	l _a	OE,	l _b	Ÿ,	₹ _b
L	L	L	L	Н	Н
Ł	Н	L	Н	L	L
н	х	Н	X	z	z

H = High voltage level

L = Low voltage level

X = Don't care

Z = High impedance "off" state

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V _{CC}	Supply voltage		-0.5 to +7.0	V
VIN	input voitage		-0.5 to +7.0	V
IN	Input current		-30 to +5	mA
Vout	Voltage applied to output in High output state		-0.5 to +V _{CC}	٧
lout	Current applied to output in Low output state	All versions	48	mA
OUT	Current applied to output in Low output state	-1 version only	96	mA
TA	Operating free-air temperature range		0 to +70	°C
TSTG	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

				LIMITS		444.4
SYMBOL	PAR	PARAMETER		Nom	Max	UNIT
V _{CC}	Supply voltage	Supply voltage		5.0	5.5	· v
V _{IH}	High-level input voltage		2.0			٧
V _L	Low-level input voltage				0.8	٧
I _{IK}	Input clamp current				-18	mA
1 _{OH}	High-level output current				-15	mA
loL	Low-level output current	All versions			24	mA
loL	Low-level output current	-1 version only			481	mA
T _A	Operating free-air temperature rang	ge	0		70	°C

NOTE:

^{1.} The 48mA limit applies only under the condition of $V_{CC} = 5.0V \pm 5\%$.

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					-1		LIMITS		
SYMBOL	PARAMETER		TEST CONDITIONS 1 Min Typ ² Max				Max	UNIT	
			V _{CC} ± 10%		I _{OH} = -0.4mA	V _{CC} -2			V
V _{ОН}	High-level output voltage		V - MIN	V _{IL} = MAX V _{IH} = MIN	I _{OH} = -3mA	2.4	3.2		٧
			V _{CC} = MIN		I _{OH} = -15mA	2.0			٧
		All	V AMAI		I _{OL} = 12mA		0.25	0.4	٧
VOL	Low-level output voltage	versions	V _{CC} = MIN	V _{IE} = MAX V _{IH} = MIN	I _{OL} = 24mA		0.35	0.5	٧
		-1 version	V _{CC} = 4.75V		1 _{OL} = 48mA		0.35	0.5	٧
VIK	Input clamp voltage		V _{CC} = MIN, I _I =	I _{IK}			-0.73	-1.5	٧
l _k	Input current at maximum input voltage		V _{CC} = MAX, V _I	= 7.0V				0.1	mA
I _{IH}	High-level input current		V _{CC} = MAX, V ₁	= 2.7V				20	μА
I _{IL}	Low-level input current		V _{CC} = MAX, V _I	= 0.4V				-0.1	mA
l _{OZH}	Off-state output current High-level voltage applied		V _{CC} = MAX, V _C	o= 2.7V				20	μА
lozı.	Off-state output current Low-level voltage applied		V _{CC} = MAX, V _C	0.4V				-20	Αц
Io	Short-circuit output curre	nt ³	V _{CC} = MAX,V _O	= 2.25V		-30		-112	mA
		Іссн			٠,		2.5	11	mA
Icc	Supply current (total)	CCL	V _{CC} = MAX				19.5	23	mA
		lccz	1				23	30	mA

NOTES:


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, I_{OS}.


AC ELECTRICAL CHARACTERISTICS

SYMBOL	MBOL PARAMETER TEST CONDITION		T _A = 0°C V _{CC} = 5 C _L =	IITS to +70°C V ±10% 50pF 500Ω	UNIT
			Min	Max	
t _{PLH}	Propagation delay	Waveform 1	2.0	9.0	ns
PHL	I _n to ∇ _n	VVAVBIORII I	2.0	9.0	ns
t _{PZH}	Output Enable time	Waveform 2	2.0	10.0	ns
PZL	to High or Low level	Waveform 3	3.0	12.0	ns
PHZ	Output Disable time	Waveform 2	2.0	10.0	ns
PLZ	to High or Low level	Waveform 3	3.0	12.0	ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



SWITCH POSITION

TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS

- R₁ = Load resistor; see AC CHARACTERISTICS for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

NEGATIVE VM	90% AMP (V)
	TTLN (F ₂) AMP (V)
PULSE V _M = 1	V _H + 10% ov

Input Pulse Definition

FAMILY	INF	INPUT PULSE REQUIREMENTS					
	Amplitude	Rep. Rate	t _w	1 _{TLH}	t _{THL}		
74ALS	3.5V	1MHz	500ns	2.0ns	2.0ns		

74ALS241A, 74ALS241A-1 Buffer

Octal Buffer (3-State)
Product Specification

FEATURES

- · Octal bus interface
- 3-State buffer outputs sink 24mA and source 15mA
- The -1 version sinks 48mA lot within the ±5% V_{CC} range

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS241A	4.5ns	18mA
74ALS241A-1	4.5ns	18mA

DESCRIPTION

The 74ALS241A is an octal buffer that is ideal for driving bus lines or buffer memory address registers. The outputs are all capable of sinking 24mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features two Output Enables, \overline{OE}_{a} and \overline{OE}_{b} , each controlling four of the 3-state outputs. The 74ALS241A-1sinks 48mA liftheV $_{CC}$ is limited to 5.0V \pm 0.25V.

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	74ALS241AN, 74ALS241A-1N
20-Pin Plastic SOL	74ALS241AD, 74ALS241A-1D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
lan' lbn	Data inputs	1.0/1.0	20μΑ/0.1mA
OE OE	Output enable inputs (active Low)	1.0/1.0	20μA/0.1mA
Y _{an'} Y _{bn}	Data outputs	750/240	15mA/24mA
Yan, Ybn	Data outputs (-1 version)	750/480	15mA48mA

NOTE


One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.

PIN CONFIGURATION




October 8, 1987

LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Buffer

74ALS241A, 74ALS241A-1

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS			OUT	PUTS	
OE _a	l _a	OE,	l _b	Y	Yb
L	L	Н	L	L	L
L	Н	н	Н	н	н
н	X	L	X	Z	Z

H = High voltage level

L = Low voltage level

X = Don't care

= High impedance "off" state

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT		
v _{cc}	Supply voltage		-0.5 to +7.0	٧		
V _{IN}	Input voltage		input voltage		-0.5 to +7.0	٧
IN	input current		-30 to +5	mA		
Vout	Voltage applied to output in High output state		-0.5 to +V _{CC}	٧		
OUT	Current applied to output in Low output state	All versions	48	mA		
lout	Current applied to output in Low output state	-1 version only	96	mA		
T _A	Operating free-air temperature range		0 to +70	•C		
TSTG	Storage temperature	•	-65 to +150	•c		

RECOMMENDED OPERATING CONDITIONS

		PARAMETER		LIMITS			
SYMBOL	PAR			Nom	Max	UNIT	
v _{cc}	Supply voltage		4.5	5.0	5.5	, v	
V _H	High-level input voltage		2.0			٧	
V _{IL}	Low-level input voltage		,		0.8	V	
I _{IK}	Input clamp current				-18	mA	
Гон	High-level output current				-15	mA	
lou	Low-level output current	All versions			24	mA	
loL	Low-level output current	-1 version only			48'	mA	
T _A	Operating free-air temperature range		0		70	•c	

NOTES:

^{1.} The 48mA limit applies only under the condition of V_{CC} = 5.0V \pm 5%.

(Over recommended operating free-air temperature range unless otherwise noted.) DC ELECTRICAL CHARACTERISTICS

		1					LIMITS	;	UNIT V V V V V T MA MA
SYMBOL	PARAMETER		TEST CONDITIONS ¹		Min	Typ ²	Mex	UNII	
			V _{CC} ± 10%		I _{OH} = -0.4mA	V _{CC} -2			٧
V _{OH}	High-level output voltage	Ī		V _{IL} = MAX V _{III} = MIN	I _{OH} = -3mA	2.4	3.2	,	٧
J .			V _{CC} = MIN	WH .	I _{OH} = -15mA	2.0			٧
		All			I _{OL} = 12mA		0.25	0.4	٧
VOL	Low-level output voltage	versions	V _{CC} = MIN	V _{IL} = MAX V _{IH} = MIN	I _{OL} = 24mA		0.35	0.5	٧
OL		-1 version	V _{CC} = 4.75V	1	I _{OL} = 48mA		0.35	0.5	٧
VIK	Input clamp voltage		V _{CC} = MIN, I ₁ =	I _{IK}			-0.73	-1.5	٧
l _k	Input current at maximum input voltage		V _{CC} = MAX, V _I	= 7.0V				0.1	mA
i _H	High-level input current		V _{CC} = MAX, V _I	= 2.7V				20	μА
I _{IL}	Low-level input current		V _{CC} = MAX, V	= 0.4V				-0.1	mA
lozh	Off-state current High lev voltage applied	rel	V _{CC} = MAX, V	o = 2.7V				20	μА
OZL	Off-state current Low-lev- voltage applied	el	V _{CC} = MAX, V	O = 0.4V				-20	μA
lo	Short-circuit output curre	nt ³	V _{CC} = MAX,V _C	= 2.25V		-30		-112	mA
		Іссн					7	15	mA
Icc	Supply current (total)	CCL	V _{CC} = MAX				21	26	mA
		locz					25	30	mA

NOTES:

NUIDE:

1. For conditions shown as MiN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


2. All typical values are at V_{CC} = 5V, T_A = 25°C.

3. The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, I_{CS}.


AC ELECTRICAL CHARACTERISTICS

SYMBOL	OL PARAMETER	TEST CONDITION	T _A = 0°C V _{CC} = 5 C _L =	IITS 10 +70°C 5V ±10% 50pF 500Ω	UNIT
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1	1.5 1.5	10.0	ns ns
tpzH tpzL	Output Enable time to High or Low level	Waveform 2 Waveform 3	1.0	10.0	ns ns
PHZ PLZ	Output Disable time to High or Low level	Waveform 2 Waveform 3	1.0	10.0 12.0	ns ns

AC WAVEFORMS



TEST CIRCUIT AND WAYEFORMS




SWITCH POSITION

TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS

- R_L = Load resistor; see AC CHARACTERISTICS for value.
- CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- ${\bf R}_{T} = \ \ {\bf Termination} \ {\bf resistance} \ {\bf should} \ {\bf be} \ {\bf equal} \ {\bf to} \ {\bf Z}_{OUT} \ {\bf of}$ pulse generators.



Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS						
	Amplitude	Rep. Rate	1w	1 _{TLH}	1 _{THL}		
74ALS	3.5V	1MHz	500ns	2.0ns	2.0ns		

74ALS244A, 74ALS244A-1 Buffer

Octal Buffer (3-State)
Product Specification

FEATURES

- · Octal bus interface
- 3-State buffer outputs sink 24mA and source 15mA
- The -1 version sinks 48mA I_{OL} within the ±5% V_{CC} range

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS244A	4.5ns	. 17mA
74ALS244A-1	4.5ns	17mA

DESCRIPTION

The 74ALS244A is an octal buffer that is ideal for driving bus lines or buffer memory address registers. The outputs are all capable of sinking 24mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features two Output Enables, \overline{OE}_a and \overline{OE}_b , each controlling four of the 3-state outputs. The 74ALS244A-1 sinks 48mA if theV $_{CC}$ is limited to 5.0V \pm 0.25V.

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	74ALS244AN, 74ALS244A-1N
20-Pin Plastic SOL	74ALS244AD, 74ALS244A-1D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
l _{an} , i _{bn}	Data inputs	1.0/1.0	20μA/0,1mA
OE OE	Output enable inputs (active Low)	1.0/1.0	20μΑ/0,1mA
Y _{an'} Y _{bn}	Data outputs	750/240	15mA/24mA
Yan' Ybn	Data outputs (-1 version)	750/480	15mA/48mA


HOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



October 8, 1987

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS			OUT	PUTS	
OE.	l _a	OE	l _b	Y	Y _b
٦	L	L	L	L	L
L	Н	L	Н	н	н
н	X	н	x	Z	z

= High voltage level

L = Low voltage level

X = Don't care

Z = High impedance "off" state

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

YMBOL	PARAMETER		RATING	UNIT
v _{cc}	Supply voltage		-0.5 to +7.0	V
V _{IN}	Input voltage		-0.5 to +7.0	V
IN	Input current		-30 to +5	mA
Vout	Voltage applied to output in High output state		-0.5 to +V _{CC}	V
OUT	Current applied to output in Low output state	All versions	48	mA
OUT	Current applied to output in Low output state	-1 version only	96	mA
TA	Operating free-air temperature range		0 to +70	°C
TSTG	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER					
		PARAMETER			Max	UNIT
V _{CC}	Supply voltage	4.5	5.0	5.5	· v	
V _H	High-level input voltage		2.0			V
V _{IL}	Low-level input voltage				0.8	V
I _{IK}	Input clamp current	 	—		-18	mA
ГОН	High-level output current	7 777			-15	mA
LOL	Low-level output current	All versions	1		24	mA
IOL	Low-level output current	-1 version only	1		48'	mA
TA	Operating free-air temperature range		0		70	•c

^{1.} The 48mA limit applies only under the condition of $V_{CC} = 5.0V \pm 5\%$.

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	TRICAL CHARACTER					LIMITS			UNI
SYMBOL	PARAMETER		TEST CONDITIONS ¹			Min	Typ ²	Max	UNI
			V _{CC} ± 10%		I _{OH} = -0.4mA	V _{CC} -2			٧
VOH	High-level output voltage	Ì		V _{IL} = MAX V _{IH} = MIN	I _{OH} = -3mA	2.4	3.2		V
OH			V _{CC} = MIN	1H	I _{OH} = -15mA	2.0			٧
		Ali			OL = 12mA		0.25	0.4	v
v	Low-level output voltage	versions	V _{CC} = MIN	V _{IL} = MAX V _{IH} = MIN	I _{OL} = 24mA		0.35	0.5	٧
VOL	-1 version	-1 version	V _{CC} = 4.75V	184	I _{OL} = 48mA		0.35	0.5	1
VIK	input clamp voltage		V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.5	1	
l _į	Input current at maximum input voltage		V _{CC} = MAX, V _I	= 7.0V				0.1	<u> </u>
I _{BH}	High-level input current		V _{CC} = MAX, V _I	= 2.7V	-			20	
I _{IL}	Low-level input current		V _{CC} = MAX, V _I = 0.4V					-0.1	'
OZH	Off state output current High-level voltage applied	d	V _{CC} = MAX, V	= 2.7V				20	
OZL	Off-state output current Low-level voltage applied		V _{CC} = MAX, V	= 0.4V		<u> </u>		-20	1
lo	Short circuit current ³		V _{CC} = MAX,V _C)= 2.25V		-30		-112	r
		1 _{ОСН}			_		6.5	15	n
Icc	Supply current (total)	loca.	V _{CC} = MAX				19.5	24	Ľ
•		locz	1				25	30	n

NOTES:

PROFIEST:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

3. The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, I_{CS} .


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
		1	Mín	Max	
PLH PHL	Propagation delay	Waveform 1	1.5 1.5	10.0	ns ns
PZH PZL	Output Enable time to High or Low level	Waveform 2 Waveform 3	1.0 2.5	10.0	ns ns
PHZ PLZ	Output Disable time to High or Low level	Waveform 2 Waveform 3	2.5 2.5	10.0	ns ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



pulse generators.

74ALS245A, 74ALS245A-1 Transceivers

Octal Transceivers (3-State)
Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS245A 74ALS245A-1	7.0ns	. 34mA

FEATURES

- Octal bidirectional bus interface
- 3-state buffer outputs sink 24mA and source 15mA.
- Outputs are placed in high impedance state during power-off conditions
- The -1 version sinks 48mA l_{OL} within the ±5% V_{CC} range

DESCRIPTION

The 74ALS245A is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both transmit and receive directions. The device features an Output Enable (OE) input for easy cascading and Transmit/Receive(T/R) input for direction control. The 74ALS245A-1 is the same as the 74ALS245A except that the B port sinks 48 mA within the ±5% V_{CC} range.

ORDERING INFORMATION

OUDPINIOUS NATIONALION	
PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	74ALS245AN, 7AL245A-1N
20-Pin Plastic SOL	74ALS245AD, 7AL245A-1D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
A ₀ - A ₇ B ₀ - B ₇	Data inputs	1.0/1.0	20μA/0.1mA
Œ	Output enable input (active Low)	1.0/1.0	20μA/0,1mA
T/Ā	Transmit/Receive input	1.0/1.0	20μΑ/0.1mA
A ₀ -A ₇	A port outputs	750/240	15mA/24mA
B ₀ - B ₇	B Port outputs	750/240	15mA/24mA
B ₀ - B ₇	B Port outputs (-1 version)	750/480	15mA/48mA


NOTE

Dive (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)




October 8, 87

FUNCTION TABLE

INT	PUTS	OUTDUTO
ŌĒ	T/R	OUTPUTS
L	L	Bus B date to Bus A
L	н	Bus A data to Bus B
н	x	z

H=High voltage level L=Low voltage level X=Don't care Z=High impedance "off " state

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

YMBOL	PARAMETER	,	RATING	UNIT
Vcc	Supply voltage		-0.5 to +7.0	V
VIN	Input voitage		-0.5 to +7.0	V
Į M	Input current		-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +5.5	V	
lout	Current applied to output in Low output state	All versions	48	mA
-	-1 version only		96	mA
¹A	Operating free-air temperature range		0 to +70	°C
TSTG	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAI	AETED		LIMITS		
	FARAMEIEN		Min	Nom	Max	UNIT
V _{CC}	Supply voltage		4.5	5.0	5.5	v
VIH	High-level input voltage		2.0			v
V _R ,	Low-level input voltage				0.8	
I _{sk}	Input clamp current				-18	mA
I _{OH}	High-level output current				-15	mA
	Low-level output current	All versions			24	mA
	,	-1 version only			481	mA
Τ _Α ≺ ·	Operating free-air temperature range		0.		70	°C

NOTE: 1. The 48 mA limit applies only under the condition of $\rm V_{CC} = 5.0 V \pm 5\%$

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		131103 (0			LIMITS				
SYMBOL	PARAMETER		TEST CONDITIONS ¹			Min	Typ ²	Max	UNIT
			V _{CC} ± 10%		I _{OH} = -0.4mA	V _{CC} -2			٧
V _{ОН}	High-level output voltage			V _{IL} = MAX V _{IH} = MIN	I _{OH} = -3mA	2.4	3.2		٧
ОН			V _{CC} = MIN	H	l _{OH} = -15mA	2.0			٧
		All			1 _{OL} = 12mA		0.25	0.4	٧
v _{oL}	Low-level output voltage version	versions	V _{CC} = MIN V _{IL} =	V _{IL} = MAX V _{II} = MIN	I _{OL} = 24mA		0.35	0.5	٧
		-1 version	V _{CC} = 4.75V	· W	I _{OL} = 48mA		0.35	0.5	٧
V _{IK}	input clamp voltage		V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.5	٧	
l _j	Input current at maximum input voltage - OE or T/R)	V _{CC} ≈ MAX, V _I	≠ 7.0V				0.1	m
i _l	input current at maximum input voltage - A or B por	1	V _{CC} = MAX, V _I = 5.5V					0.1	m
I _{IH}	High-level input current ³		V _{CC} = MAX, V _i = 2.7V				20	μ	
I _{IL}	Low-level input current ³		V _{CC} = MAX, V	= 0.4V				-0.1	m
10	Short-circuit output curre	nt ⁴	V _{CC} = MAX,V _C	= 2.25V		-30		-112	4-
		Іссн					28	45	m
lcc	Supply current (total)	ICCL	V _{CC} = MAX			40	55	m	
00		1 _{CCZ}				44	58	m	

NOTES:

NUTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at V_{CC} = 5V, T_A = 25°C.


3. For I/O ports, the parameters i_{III} and i_{II} include the off-state current.

4. The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, i_{OS}.


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	T _A = 0°C V _{CC} = C _L = R _L =	UNIT	
			Min	Max	
t _{PLH}	Propagation delay A _n to B _n , B _n to A _n	Waveform 1	2 2	10	ns
tpZH tpZL	Output Enable time to High or Low level	Waveform 2 Waveform 3	3	20 20	ns
PHZ PLZ	Output Disable time to High or Low level	Waveform 2 Waveform 3	2 4	10 15	ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



74ALS251 Multiplexer

74ALS251 8-Input Multiplexer (3-State)
Preliminary Specification

FEATURES

- 8-to-1 multiplexing
- · On chip decoding
- · Multifunction capability
- Inverting and Non-Inverting outputs
- Both outputs are 3-state for further multiplexer expansion

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)	
74ALS251 12ns		7.5mA	

DESCRIPTION

The 74ALS251 is a logic implementation of a single 8-position switch with the switch position controlled by the state of three Select (S₀,S₁,S₂) inputs. True(Y) and complementary (Y) outputs are both provided. The output Enable (OE) is active Low. When OE is High, both outputs are in high impedance state, allowing multiple output connections to a common bus without driving nor loading the bus significantly. When the outputs of more than one device are tied together, the user must ensure that there is no overlap in the active Low portion of the output enable voltages in order to avoid high currents that could exceed the maximum current rating.

ORDERING INFORMATION


OHDERING INFORMATION	
PACKAGES	COMMERCIAL RANGE VCC = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74ALS251N
16-Pin Plastic SO	N74ALS251D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
1 ₀ - 1 ₇	Data inputs	1.0/1.0	20μA/0.1mA
S ₀ - S ₂	Select inputs	1.0/1.0	20μA/0.1mA
OE	Output enable input (active Low)	1.0/1.0	20μΑ/0.1mA
Y, Y	Data outputs	130/240	2.6mA/24mA

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



August 1988

LOGIC DIAGRAM



FUNCTION TABLE

	INP	OUT	PUTS		
8,	S,	S,	OE	Y	Ÿ
X	X	X	Н	Z	Z
L	L	L	L	16	Īo
L	L	н	L	1,	Ĭ,
L	н	Ł.	L	l ₂	l ₂
L	н	н	L	l ₃	i ₃
н	L	L	L	l,	i,
н	L	н	L	l ₅	l _s
н	н	L	L	l _e	i _e
н	н	н	L	را	i,

- High voltage level
- Low voltage level
- Don't care
- High impedance "off" state

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
IN	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
lout	Current applied to output in Low output state	48	mA
T _A	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature ·	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

			LIMITS			
SYMBOL	PARAMETER	Min	Nom	Max	UNIT	
V _{cc}	Supply voltage	4.5	5.0	5.5	٧	
V _{IH}	High-level input voltage	2.0			٧	
V _{IL}	Low-level input voltage			0.8	٧	
1 _K	input clamp current			-18	mA	
I _{OH}	High-level output current			-2.6	mA	
loL	Low-level output current			24	mA	
T _A	Operating free-air temperature range	0		70	•€	

(Over recommended operating free-air temperature range unless otherwise noted.) DC ELECTRICAL CHARACTERISTICS


			1			LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS ¹			Min	Typ ²	Mex	UNIT
		V _{CC} ±10%	V _{IL} = MAX,	I _{OH} = -0.4mA	V _{CC} - 2			V
VOH	High-level output voltage	V _{CC} = MIN	V _{IH} = MIN	I _{OH} = -2.6mA	2.4			٧
		V _{CC} = MIN, V _{IL} = MAX, I = 24mA				0.25	0.4	٧
VOL	Low-level output voltage	V _{IL} = MAX, V _{IH} = MIN	I _{OL} = 24mA			0.35	0.5	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I	= l _{IK}			-0.73	-1.5	٧
I _I	Input clamp current at maximum input voltage	V _{CC} = MAX, V	/ ₁ = 7.0V				0.1	mA
1 _{IH}	High-level input current	V _{CC} = MAX,	V ₁ = 2.7V			}	20	μA
IL.	Low-level input current	V _{CC} = MAX,					-0.1	m/
103	Output current	V _{CC} = MAX,	V _O = 2.25V		-30		-112	m/
<u> </u>	l _{cc}					7	10	m/
lcc	Supply current (total)	V _{CC} = MAX				9.4	14	m/

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


All typical values are at V_{CC} = 5V, T_A = 25°C.
 The output conditions have been chosen to produce a current that closely approximates one half of the true short-ciruit output current, l_{os}.

			LII	MITS	'
SYMBOL	PARAMETER	TEST CONDITION	V _{CC} = C _L :	UNIT	
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 2	2 3	10 15	ns
t _{PLH}	Propagation delay	Waveform 1	3	15 15	ПВ
t _{PLH}	Propagation delay S _n to Y	Waveform 1,2	5 8	18 24	ns
t _{PLH}	Propagation delay S _n to Y	Waveform 1,2	8 7	24 23	ns.
t _{PZH}	Output Enable time OE to Y	Waveform 3 Waveform 4:	3	15 15	ns ns
t _{PHZ}	Output Disable time OE to Y	Waveform 3 Waveform 4	3	15 15	ns ns
^t PZH t _{PZL}	Output Enable time OE to Y	Waveform 3 Waveform 4	2	10 10	ns ns
^t PHZ t _{PLZ}	Output Disable time	Waveform 3 Waveform 4	2	10 10	ns ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



SWITCH POSITION

TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

pulse generators.


DEFINITIONS

 $R_{\rm L} = -$ Load resistor; see AC CHARACTERISTICS for value.

C₁ = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of



FAMILY	INPUT PULSE REQUIREMENTS					
	Amplitude	Rep. Rate	1 _W	TLH	THL	
74ALS	3.5V -	1MHz	500ns	2.0ns	2.0ns	

74ALS253 Multiplexer

Dual 4-input Multiplexer (3-State)

- . 3-state outputs for bus interface and multiplex expansion
- · Common select inputs
- Separate Output Enable inputs

Preliminary Specification

*	, TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
	74ALS253	7ns ``	7mA

DESCRIPTION

The 74ALS253 has two identical 4-input ORDERING INFORMATION multiplexers with 3-state outputs which select two bits from four sources by using common select inputs (S_b,S_c). When the individual Output Enable (OE,OE_b) inputs of the 4-input multiplexers are High, the outputs are forced to a high impedance (Z) state.

The 74ALS253 is the logic implementetion of a 2-pole,4-position switch being determined by the logic levels supplied to the common select inputs.

To avoid exceeding the maximum current ratings when the outputs of the 3-state devices are tied together, all but one device must be in the high-impedance state. Therefore, only one Output Enable must be active at a time.


PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74ALS253N
16-Pin Plastic SO	N74ALS253D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
l _{0a} -l _{3a}	Port A data inputs	1.0/1.0	20μA/0.1mA
0b- 13b	Port B data inputs	1.0/1.0	20μΑ/0.1mA
S ₀ - S ₂	Common Select inputs	1.0/1.0	20μA/0.1mA
ÖE,	Port A output enable input (active Low)	1.0/1.0	20μA/0.1mA
QE"	Port b output enable input (active Low)	1.0/1.0	20μA/0.1mA
Y _a , Y _b	3-state outputs	130/240	2.6mA/24mA

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



August 1988

5-128

LOGIC DIAGRAM



FUNCTION TABLE

	INPUTS						
S _o	S,	lo	i,	l ₂	l ₃	OE -	· Y
X	Х	X	X	Χ .	X-	Н	Ž
L	L	L	x	x	x	L	L
L	L	н	X	X	×	L	н
Н	L	x	L	×	×	L	1
н	L	x	н	X	X	L	, H
L	н	X	X	L	x	L	L
L	н	x	X	Н	x	L	н
н	н	x	X	x	L	L	L
Н	н	X	"X	X	H	L	Н -
	l .		1	1	I	1	1

High voltage levelLow voltage level

⁼ Don't care

⁼ High impedance "off" state

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	BATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
IN	Input current A	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
OUT	Current applied to output in Low output state	48	mA
TA	Operating free-air temperature range	0 to +70	•c
TSTG	Storage temperature	-65 to +150	°C

SYMBOL					
	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.5	5.0	5.5	٧
V _{IH}	High-level input voltage	2.0			٧
V _{NL}	Low-level input voltage			8.0	٧
I _K	Input clamp current			-18	mA
ОН	High-level output current	.*	, "	-2.6	mA
for.	Low-level output current		: '	24	mA
TA	Operating free-air temperature range	0		70	°C


	· ·	TEST CONDITIONS ¹			LIMITS			
SYMBOL	PARAMETER				Min	Typ ²	Mex	UNIT
1, 12	e e e e	V _{CC} ±10%	V _{IL} = MAX,	I _{OH} = -0.4mA	V _{CC} - 2			٧
VOH	High-level output voltage	V _{CC} = MIN	V _{IH} = MIN	I _{OH} = -2.6mA	2.4			V
	1 (1	V _{CC} = MIN,	I _{OL} = 12mA			0.25	0.4	٧
V _{OL}	Low-level output voltage	V _{IL} = MAX, , V _{IH} = MIN	I _{OL} = 12mA	1.54		0.35	0.5	V
VIK	Input clamp voltage	V _{CC} = MIN, I	= I _{IK}			-0.73	-1.5	·V
1,	Input clamp current at maximum input voltage	V _{CC} = MAX, V	' _I = 7.0V				0.1	m/
I _{SH}	High-level input current	V _{CC} ≠ MAX, V	= 2.7V				20	μΑ
I	Low-level input ourrent	V _{CC} = MAX, V	1 = 0.4V				-0.1	m/
103	Output current	V _{CC} = MAX, V	o = 2.25V	•	-30		-112	m/
	¹cc					6.5	12	m
lcc	Supply current (total)	V _{CC} = MAX	-			7.5	14	m

2. All typical values are at V_{CC} = 5V, T_A = 25°C.
3. The output conditions have been chosen to produce


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		UNIT
			Min	Max	4
PLH PHL	Propagation delay	Waveform 1	2	10 14	ns
t _{PLH} t _{PHL}	Propagation delay S _n to Y	Waveform 1	5 5	21 21	กร
t _{PZH} t _{PZL}	Output Enable time High or Low level	Waveform 2 Waveform 3	3	14 16	ns
t _{PHZ} t _{PLZ}	Output Disable time High or Low level	Waveform 2 Waveform 3	2	10 14	ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



74ALS257, 74ALS258 Data Selectors/Multiplexers

74ALS257 Quad 2-Input Data Selector/Multiplexer, Non-Inverting (3-state)

74ALS258 Quad 2-Input Data Selector/Multiplexer, Inverting (3-state)

Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS257	7.0ns	7mA
74ALS258	7.0ns	7mA

DESCRIPTION

The 74ALS257 is a Quad 2-input multiplexer which selects 4 bits of data from one of two sources under the control of a common Select input (S). The Output Enable input (\overline{OE}) is active when Low. When \overline{OE} is High, all of the outputs (Y_n) are forced to a high impedance state (3-state) regardless of all other input conditions.

Moving data from two registers to a common output bus is a typical use of the 74ALS257. The state of the Select input determines the particular register from which the data comes.

The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The 74ALS258 is similar but has inverting outputs (\overline{Y}_a) .

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-pin Plastic DIP	74ALS257N, 74ALS258N
20-pin Plastic SO	74ALS257D, 74ALS258D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
I _{nA} , I _{nB} , I _{nC} , I _{nD} .	Data inputs	1.0/1.0	20μA/0.1mA
S	Select input	1.0/1.0	20μA/0.1mA
OE .	Output Enable input	1.0/1.0	20μA/0.1mA
YA - YD, YA - YD	Data outputs	20/240	0.4mA/24mA


NOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)




September 21, 1988


PIN CONFIGURATION




LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



LOGIC DIÁGRAM, 74ALS257



LOGIC DIAGRAM, 74ALS258



FUNCTION TABLE

	OUTPUT			
ŌĒ	DE S Ion In		Yn	
Н	Х	Х	Х	Z
Ĺ	L	L	х	L
٦	L	Н	Х	Н
٢	Н	Х	L	L
7	Н	Х	Н	Н

H = High voltage level

L = Low voltage level

X = Don't care

FUNCTION TABLE

	OUTPUT			
ŌE S		S In In		∀ _n
Н	х	Х	Х	Z
L	L	L	X	Н
L	L	Н	Х	L
L	Н	Х	L	н
L	Н	х	Н	L

H = High voltage level

L = Low voltage level

X = Don't care

Data Selectors/Multiplexers

74ALS257, 74ALS258

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
VIN	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
l _{out}	Current applied to output in Low output state	: 48	mA
T _A	Operating free-air temperature range	0 to +70	•c
T _{STG}	Storage temperature	-65 tq +150	°C

RECOMMENDED OPERATING CONDITIONS

evue			LIMITS			
SYMBOL	PARAMETER	Min	Nom	Mex	UNIT	
V _{cc}	Supply voltage	4.5	5.0	5.5	٧	
V _{IH}	High-level input voltage	2.0			V	
VIL	Low-level input voltage			0.8	٧	
l _{ik}	Input clamp ourrent			-18	mA	
I _{ОН}	High-level output current		•	-2.6	mA	
loL	Low-level output current			24	mA	
TA	Operating free-air temperature range	. 0		70	°C	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹			LIMITS			
SIMBOL					Min	Typ ²	Mex	UNIT	
V _{OH}	High-level output voltage		V _{CC} ±10%, V _{IL} = MAX, V _{B1} = MIN	I _{OH} = -0.4mA	V _{CC} -2			v	
OH .					I _{OH} = MAX	2.4	3.2		V
v _{ol}	Low-level output	wittens		V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 12mA		0.25	0.4	٧
OL	LOW-SAVER COMPUT	voirage.		VIH = MIN	I _{OL} = 24mA		0.35	0.5	٧
V _{IK}	Input clamp volta	ge		V _{CC} = MIN, I _I =	· I _{IK}			-1.5	V
l _l	Input current at m input voltage	v _{CC} ≈ MAX, v _t = 7.0V		₁ = 7.0V			0.1	mA	
¹ н.	High-level input o	urrent		V _{CC} = MAX, V _I = 2.7V				20	μА
l _{IL}	Low-level input or	urrent		V _{CC} ≈ MAX, V _I ≈ 0.4V				-0.1	mA
i _{ozh}	Off-state output current, High-level voltage applied		V _{CC} = MAX, V _C	= 2.7V			20	μÁ	
l _{OZL}	Off-state output current, Low-level voltage applied		V _{CC} = MAX, V _C	= 0.4V			-20	μA	
103	Output current			V _{CC} = MAX, V	o = 2.25V	-30		-112	mA
			1 _{CCH}				3	6	mA
		74ALS257	CCL	V _{CC} = MAX		-	8	12	mA
,	Supply current (total) 74ALS258		Iccz		* P		9	14	mA
cc			1 _{ССН}				2.5	4	mA
ĺ		CCL	V _{CC} = MAX			7	11	mA	
			Iccz				9	13	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS for 74ALS257


SYMBOL	PARAMETER	TEST CONDITION	Y _A = 0	LIMITS T _A = 0°C to +70°C V _{CC} = 5V ±10% C' _L = 50pF R _L = 500Ω	
			Min	Max	1
t _{PLH}	Propagation delay I _{on} or I _{1n} to Y _n	Waveform 1		9.0 9.0	ns
t _{PLH}	Propagation delay S to Y	Waveform 1, 2		12.0 12.0	ns
^t PZH ^t PZL	Output Enable time OE to Y _n	Waveform 3		11.0 12.0	ns
t _{PHZ}	Output Disable time OE to Yn	Waveform 4		9.0 12.0	ns

For conditions shown as MiN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
 All typical values are at V_{CC} = 5V, T_A = 25°C.
 The output conditions have been chosen to produce a current that closely approximates one half of the true short-cirult output current, t_{op}.


AC ELECTRICAL CHARACTERISTICS for 74ALS258

SYMBOL	PARAMETER	TEST CONDITION	T _A = 0°C	ITS C to +70°C 5V ±10% : 50pF : 500Ω	UNIT
			Min	Max	1
PUH	Propagation delay	Wayeform 2	2.0 2.0	8.0 8.0	ns
t _{PLH}	Propagation delay S to V	Waveform 1, 2	4.0 4.0	12.0 12.0	ns
^t PZH ^t PZL	Output Enable time OE to Yn	Waveform 3	3.0 4.0	11.0 12.0	ns
^t PHZ ^t PLZ	Output Disable time OE to $\overline{\forall}_n$	Waveform 4	2.0 5.0	9.0 12.0	กร

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS




SWITCH POSITION

TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	ореп

DEFINITIONS

- R_L = Load resistor; see AC CHARACTERISTICS for value. C₁ = Load capacitance includes jig and probe capacitance;
- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



FAMILY	INPUT PULSE REQUIREMENTS					
LVMP	Amplitude	Rep. Rate	1 _W	^t TĻH	t _{THL}	
74ALS	3.5V	1MHz	500ns	2.0ns	2.0ns	

74ALS273 Flip-Flop

Octal D Filp-Flop Preliminary Specification

FEATURES

- Eight edge-triggered D-type flipflops
- Buffered common clock
- Buffered asynchronous Master : Reset
- See 'ALS377 for clock enable version
- See 'ALS373 for transparent latch version
- · See 'ALS374 for 3-state version

DESCRIPTION

The 74ALS273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced Low independently of Clock or Data inputs by a Low voltage level on the MR input. The device is

TYPE	TYPICAL MAX	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS273	50MHz	15mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	N74ALS273N
20-Pin Plastic SOL	N74ALS273D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
D ₀ - D ₇	Data inputs	1.0/1.0	20μΑ/0.1mA
MA	Master Reset input (active Low)	1.0/1.0	20µA/0.1mA
CP	Clock Pulse input (active rising edge)	1.0/1.0	20μΑ/0.1mA
Q ₀ - Q ₇	3-State outputs	130/240	2.6mA/24mA

HOTE


One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.

useful for applications where the true output only is required and the CP and MR are common to all flip-flops.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



74ALS273

LOGIC DIAGRAM



FUNCTION TABLE

	INPUTS		OUTPUTS	OPERATING MODE
MR	CP	D _n	Q ₀ - Q ₇	STEINING MODE
L	Х	Х	L	Reset (clear)
Н	†	h	Н	Load "1"
Н	1	i	L	Load "0"

H = High voltage level

h ... High voltage level one set-up time prior to the Low-to-High clock transition

L ... Low voltage level

i ... Low voltage level one set-up time prior to the Low-to-High clack transition

X = Don't care

1 = Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
Vcc	Supply voltage	-0.5 to +7.0	٧
V _{IN}	Input voltage	-0.5 to +7.0	٧
IN	Input current	-30 to +5	mA
Vour	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
I _{OUT}	Current applied to output in Low output state	48	mA
T _A	Operating free-air temperature range	0 to +70	•c
T _{STG}	Storage temperature	-65 to +150	°C

74ALS273

RECOMMENDED OPERATION CONDITIONS

SYMBOL	0.4 (0.4 14 PM-14)		LIMITS		
SIMBOL	PARAMETER	Min	Nom	Max	UNIT
V _{cc}	Supply voltage	4.5	5.0	5.5	٧
VIH	High-level input voltage	2.0			٧
V _K	Low-level input voltage			0.8	٧
1 _K	Input clamp current			-18	mA
Гон	High-level output current			-2.6	mA
OL	Low-level output current			24	mA
TA	Operating free-air temperature range	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

evino	DADAMETER						LIMITS	3	
SYMBOL	PARAMETER		TEST CONDITIONS ¹			Min	Typ ²	Max	UNIT
v	All-b family and a second		V _{CC} ±10%	V _{IL} = MAX,	I _{OH} = -0.4mA	V _{CC} - 2			٧
V _{OH}	High-level output volta	ge	V _{CC} = MIN	V _{BH} = MIN	l _{OH} = -2.6mA	2.4			V
v	Low-level output voltage	20	V _{CC} = MIN,	I _{OL} = 12mA	***************************************		0.25	0.4	V
VOL	con-level peripet voital	j a	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OL} = 24mA			0.35	0.5	٧
V _{IK}	input clamp voltage		V _{CC} = MIN, I	= l _K			-0.73	-1.5	V
i	input clamp current at input voltage	maximum	V _{CC} = MAX, V	/ ₁ = 7.0V				0.1	mA
I _{IH}	High-level input curren	rt	V _{CC} = MAX, \	/ ₁ = 2.7V	****			20	μА
I	Low-level input current	<u> </u>	V _{CC} = MAX, V					-0.1	mA
lo ³	Output current		V _{CC} = MAX, \	/ _O = 2.25V		-30		-112	mA
	Supply current	ССН					11	20	mA
cc	(total)	I _{CCL}	V _{CC} = MAX				19	29	mA

For conditions shown as MiN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
 All typical values are at V_{CC} = 5V, T_A = 25°C.
 The output conditions have been chosen to produce a current that closely approximates one half of the true short-ciruit output current, t_{oe}.


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	T _A = 0°C V _{CC} = 5 C _L =	LIMITS T _A = 9°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω	
			Min	Min Max	
¹ MAX	Maximum clock frequency	Waveform 1	35		MHz
PLH PHL	Propagation delay CP _n to Q _n	Waveform 1	2 3	12 15	ns
^t PHL	Propagation delay	Waveform 2	4	18	ns


AC SETUP REQUIREMENTS

Symbol	PARAMETER	TEST CONDITION	LIA T _A = 0°C V _{CC} = 1 C _L =	UNIT	
			Min	Max	
t (H) t (L)	Setup time, High or Low D _a to CP	Waveform 3	10 10		ពន
(H) (J)	Hold time, High or Low D _n to CP	Waveform 3	0		กร
(H)	CP Pulse width, High or Low	Waveform 1	14 14		ns
t _w (L)	Master Reset Pulse width, Low	Waveform 2	10		ns
t _{rec}	Recovery time MR to CP	Waveform 2	15		ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



74ALS373, 74ALS374 Latch/Flip-Flop

74ALS373 Octal Transparent Latch (3-State) 74ALS374 Octal D Filp-Flop (3-State) Product Specification

FEATURES

- · 8-bit transparent latch-'ALS373
- 8-bit positive edge triggered register-'ALS374
- 3-State Output buffers
- · Common 3-state Output Enable
- Independent register and 3-state buffer operation

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS373	6.0ns	14mA
74ALS374	6.0ns	17mA

DESCRIPTION

The 74ALS373 is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable (OE) control gates.

The data on the D inputs is transferred to the latch outputs when the Enable (E) input is High. The latch remains transparent to the data input while E is High and stores the data that is present one set-up time before the High-to-Low enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable (OE) controls all eight 3-State buffers independent of the latch operation. When OE is Low, the latched or transparent data appears at the outputs. When OE is High, the outputs are

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
in Plastic DIP	74ALS373N, 74ALS374N
Pin Plastic SOL	74ALS373D, 74ALS374D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₇	Data inputs	1.0/1.0	20μΑ/0.1mA
E ('ALS373)	Latch enable input (active High)	1.0/1.0	20μΑ/0.1mA
OE .	Output enable input (active Low)	1.0/1.0	20μA/0.1mA
CP ('ALS374)	Clock Pulse input (Active rising edge)	1.0/1.0	20μΑ/0.1mA
Q ₀ - Q ₇	3-State outputs	130/240	2.6mA/24mA


NOTE

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



April 30, 1987


PIN CONFIGURATION



in high impedance "off" state, which means they will neither drive nor load the bus.

The 'ALS374 is an 8-bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable (OE) control gates.


LOGIC SYMBOL



The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.


The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microproces-

LOGIC SYMBOL(IEEE/IEC)




sors. The active Low Output Enable (\overline{OE}) controls all eight 3-State buffers independent of the latch operation. When \overline{OE} is Low, the latched or transparent data appears at the outputs. When \overline{OE} is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

LOGIC DIAGRAM, 74ALS373



LOGIC DIAGRAM, 74ALS374



FUNCTION TABLE, 74ALS373

INPUTS		INTERNAL	OUTPUTS			
ŌĒ	E D		REGISTER	Q, · Q,	OPERATING MODE	
L	H	H	L H	L H	Enable and read register	
L L	1	. I	L H	L H	Latch and read register	
L	L	Х	NC	NC	Hold	
II	L H	X D _n	NC D _n	Z Z	Disable outputs	

H = High voltage level

= High voltage level one set-up time prior to the High-to-Low E transition

= Low voltage level

- Low voltage level one set-up time prior to the High-to-Low E transition

NC = No change

= Don't care

High impedance "off" state
 High-to-Low E transition

FUNCTION TABLE, 74ALS374

	INPUTS	3	INTERNAL	OUTPUTS		
OE.	CP	D _n	REGISTER	Q, - Q,	OPERATING MODE	
L	1	l h	L ·	L H	Load and read register	
L	#	X	NC	NC	Hold	
H	‡ †	X D _n	NC D _n	Z Z	Disable outputs	

= High voltage level

- High voltage level one set-up time prior to the Low-to-High clock transition

- Low voltage level

= Low voltage level one set-up time prior to the Low-to-High clock transition

NC = No change

Don't care

High impedance foff state
 Low-to-High clock transition

= Not a Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _N	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
lout	Current applied to output in Low output state	48	mA
T <u>.</u>	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	•€

RECOMMENDED OPERATING CONDITIONS

SYMBOL					
	PARAMETER	Min	Nom	Mex	UNIT
V _{cc}	Supply voltage	4.5	5.0	5.5	>
V _H	High-level input voltage	2.0			٧
V _{IL}	Low-level input voltage			0.8	٧
I _K	Input clamp current			-18	mA
Тон	High-level output current			-2.6	mA
l _{or}	Low-level output current			24	mA
T _A	Operating free-air temperature range	0		70	•€

SYMBOL	ABOL PARAMETER			TEBT CONDITIONS ¹		LIMITS			
						Min	Typ ²	Max	UNIT
V _{OH}	High-level outpu	t voltag	е	V _{CC} ±10%, V _{IL} = MAX, V _{IH} = MIN		V _{cc} -2			V
				V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OH} = MAX	2.4	3.2		V
V _{OL}	Low-level output	voltage	•	V _{CC} = MIN, V _{IL} = MAX	I _{OL} = 12mA		0.25	0.4	V
				V _{B4} = MIN	I _{OL} = 24mA		0.35	0.5	V
V _{IK}	Input clamp voltz	•		V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.5	V
1,	Input current at input voltage	maximu	im	V _{CC} = MAX, V _I = 7.0V				100	μА
<u>'н</u>	High-level input	current		V _{CC} = MAX, V _I = 2.7V				20	μА
l _k	Low-level input o	urrent	74ALS373					-0.1	mA
			74ALS374	$V_{CC} = MAX, V_{\parallel} = 0.4V$			-	-0.2	mA
l _{OZH}	Off-state output of High-level voltage	current, e applie	d	V _{CC} = MAX, V _O = 2.7V				20	μА
lozL	Off-state output of Low-level voltage	current,	1	V _{CC} = MAX, V _O = 0.4V		, ,		-20	μA
lo	Output current ³			V _{CC} = MAX, V _O = 2.25V		-30		-112	mA
		1 _{CCI}	<u>·</u> _1				7	16	mA
		CCL	74ALS373	V _{CC} = MAX	}		14	25	mA
cc	Supply current	ccz					17	27	mA
	(total)	CCH					11	19	mÁ
		CCL	74ALS374	V _{CC} = MAX		2mA ()	19	28	mA
		ccz			[20	0.4 0.5 -1.5 100 μ 20 μ -0.1 m -0.2 m 20 μ -112 m 16 m 25 m 19 m 28 m	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at V_{CC} = 5V, T_A = 25°C.

3. The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit current, I_{CS}


AC ELE	CTRICAL	CHARACT	ERISTICS

	TRICAL CHARACTERISTICS			LIMI		
SYMBOL	PARAMETER		TEST CONDITION	T _A = 0°C (V _{CC} = 5\ C _L = (R _L = (UNIT	
		1		Min	Max	<u> </u>
[‡] РІН [‡] РИL	Propagation delay		Waveform 2	2.0 2.0	12.0 14.0	ns
t _{PLH} t _{PHL}	Propagation delay		Waveform 1	3.0 3.0	14.0 14.0	ns
tpzH tpzL	Output Enable time to High or Low level	74ALS373	Waveform 4 Waveform 5	2.0 3.0	14.0 14.0	ns
t _{PHZ}	Output Disable time to High or Low level		Waveform 4 Waveform 5	2.0 2.0	10.0 12.0	ns
f _{MAX}	Maximum Clock frequency		Waveform 1	50		MHz
PLH PHL	Propagation delay CP to Q _n		Waveform 1	3.0 4.0	12.0 14.0	ns
t _{PZH}	Output Enable time to High or Low level	74ALS374	Waveform 4 Waveform 5	3.0 3.0	14.0	ns
t _{PHZ}	Output Disable time to High or Low level		Waveform 4 Waveform 5	2.0 3.0	10.0 12.0	ns


AC SETUP REQUIREMENTS

SYMBOL	JP REQUIREMENTS PARAMETER		TEST CONDITION	LIMITS T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
		1		Min	Max	1
t _s (H) t _s (L)	Set-up time D _n to E	74ALS373	Waveform 3	6.0 6.0		ns
ե _ր (H) եր(L)	Hold time D _n to E		Waveform 3	6.0 6.0		ns
t _w (H)	E Pulse width, High		Waveform 1	10.0		ns
t _s (H) t _s (L)	Set-up time D _n to CP	74ALS374	Waveform 3	6.0 6.0		ns
ξ _h (H) ξ _h (L)	Hold time D _n to CP		Waveform 3	1.0 1.0		ns
₹ (H)	CP Pulse width,		Waveform 1	10.0 10.0		ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS




TEST	SWITCH
t _{PLZ}	closed
t _{PZ1}	closed
All other	open

DEFINITIONS

R_t = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



FAMILY	INPUT PULSE REQUIREMENTS					
	Amplitude	Rep. Rate	¹w	t _{TLH}	1 _{THL}	
74ALS	3.5∨	1MHz	500ns	2.0ns	2.0ns	

74ALS377 Flip-Flop

Octal D Flip-Flop With Enable Preliminary Specification

FEATURES

- Ideal for addressable register applications
- Enable for address and data synchronization applications
- Eight edge-triggered D-type fliptiops
- Buffered common clock
- See 'ALS273 for Master Reset version
- See 'ALS373 for transparent latch version
- · See 'ALS374 for 3-State version

DESCRIPTION

The 74ALS377 has eight edge-triggered Dtype flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Enable (E) input is Low.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output. The E input must be stable one setup time prior to the Low-to-High clock transition for predictable operation.

TYPE	TYPICAL F _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS377	50 MHz	15mA

ORDERING INFORMATION

OUDPUING IN OURSELLOIS	
PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	N74ALS377N
20-Pin Plastic SOL	N74ALS377D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
D ₀ · D ₇	Data inputs	1.0/1.0	20μΑ/0.1mA
CP	Clock Pulse input (active rising edge)	1.0/1.0	20µA/0.1mA
E	Enable input (active-Low)	1.0/1.0	20µA/0.1mA
Q ₀ - Q ₇	Data outputs	130/240	2.6mA/24mA


WOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



July 1988

74ALS377



FUNCTION TABLE

	INPUTS OUTF		OUTPUTS	
Ē	CP	D _n	Qn	OPERATING MODE
1	Ť	h	н	Load "1"
1	1	1	L	Load "0"
h	1	Х	no change	
Н	X	×	no change	Hold (do nothing)

H = High voltage level

h = High voltage level one set-up time prior to the Low-to-High clock transition

L = Low voltage level

Low voltage level one set-up time prior to the Low-to-High clock transition

X = Don't care

Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
VIN	Input voltage	-0.5 to +7.0	V
I _N	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
lout	Current applied to output in Low output state	48	mA
TA	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATION CONDITIONS

SYMBOL			LIMITS			
	PARAMETER	Min	Nom	Max	UNIT	
v _{cc}	Supply voltage	4.5	5.0	5.5	V	
V _H	High-level input voltage	2.0			٧	
V _{IL}	Low-level input voltage			0.8	٧	
I _K	Input clamp current			-18	mA	
I _{OH}	High-level output current			-2.6	mA	
la	Low-level output current			24	mA	
TA	Operating free-air temperature range	0		70	%	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				4		LIMITS	3	
SYMBOL	PARAMETER	1	TEST CONDITIONS ¹					UNIT
		V _{CC} ±10%	V _{IL} = MAX,	I _{OH} = -0.4mA	V _{CC} - 2			٧
V _{ОН}	High-level output voltage	V _{CC} = MIN	V _{IH} = MIN	I _{OH} = -2.6mA	2.4			٧
		V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 12mA			0.25	0.4	٧
V _{DE}	Low-level output voltage	V _{IL} = MAX, V _{II-I} = MIN	I _{OL} = 24mA			0.35	0.5	٧
V _{IK}	input clamp voltage	V _{CC} = MIN, I	= I _{IK}				-1.5	V
l _l	Input current at maximum input voltage	V _{CC} = MAX, \	V ₁ = 7.0V				0.1	mA
I _{IH}	High-level input current	V _{CC} = MAX, 1	V ₁ = 2.7V				20	μА
I _{IL}	Low-level input current	V _{CC} = MAX, \	V ₁ = 0.4V				-0.1	mA
10 ³	Output current	V _{CC} = MAX, V	V _O = 2.25V		-30		-112	mA
	Supply current 1cc					- 11	20	mA
cc	Supply current CCH (total)	V _{CC} = MAX				19	29	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5$ V, $T_a = 25$ °C.
3. The output conditions have been chosen to produce a current that closely approximates one half of the true short-ciruit output current, I_{CS} .


AC EL	ECTRICAL	CHARACT	FRISTICS

SYMBOL PARAMETER	PARAMETER	TEST CONDITION	LIMITS $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Max	
MAX	Maximum clock frequency	Waveform 1	35		MHz
^t PLH ^t PHL	Propagation delay CP _n to Q _n	Waveform 1	2 2	12 15	ns


AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	TA = 0°C	LIMITS T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω	
			Min	Max	
t _e (H) t _e (L)	Setup time, High or Low D _n to CP	Waveform 2	10 10		ns
ኒ _ክ (H) ኒ _ክ (L)	Hold time, High or Low D _n to CP	Waveform 2	0		ns
ኒ(H) ኒ(L)	Setup time, High or Low E to CP	Waveform 2	15 15		ns
է _ր (H) է _ր (L)	Hold time, High or Low E to CP	Waveform 2	0		ns
(,(H) (,(L)	CP Pulse width, High or Low	Waveform 1	14		ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS




Test Circuit For Totem-Pole Outputs

DEFINITIONS

 \mathbf{R}_{L} = Load resistor; see AC CHARACTERISTICS for value.

 $C_L^{L} = Load$ capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_{\rm T} = 1$ Termination resistance should be equal to $Z_{\rm OLIT}$ of puise generators.



Input Pulse Definition

	INF	INPUT PULSE REQUIREMENTS				
FAMILY	Amplitude	Rep. Rate	t _W	t _{TLH}	t _{THL}	
74ALS	3.5V	1MHz	500ns	2.0ns	2.0ns	

74ALS543, 74ALS543-1, 74ALS544, 74ALS544-1 **Transceivers**

74ALS543/ALS543-1 Octal Registered Transceiver, Non-Inverting (3-State) 74ALS544/ALS544-1 Octal Registered Transceiver, inverting (3-State) Preliminary Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS543/74ALS543-1	8.0ns	40mA
74ALS544/74ALS544-1	8.5ns	45mA

FEATURES

- · Combines '245 and '373 type functions in one chip
- · 8-bit octal transceiver with D-type latch
- · Back-to-back registers for storage
- · Separate controls for data flow in each direction
- The -1 versions sink 48mA Iou within the \pm 5% V_{CC} range
- · 300 mil wide 24-pin Slim DIP packaga
- 3-state outputs for bus-orientated applications

DESCRIPTION

The 74ALS543/74ALS543-1 and 74ALS544/74ALS544-1 Octal Registered Transceivers contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable (LEAB, LEBA) and Output Enable (OEAB, OEBA) inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. While the 'ALS543/ 'ALS543-1 has non-inverting data path, the 'ALS544/'ALS544-1 inverts data in both directions. The 'ALS543-1 and 'ALS544-1 will sink 48mA if the Voc is limited to 5.0V±0.25V.

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} * 5V±10%; T _A = 0°C to +70°C				
24-Pin Plastic Slim DIP (300mil)	74ALS543N, 74ALS543N-1, 74ALS544N, 74ALS544-1N				
	74ALS543D, 74ALS543D-1, 74ALS544D, 74ALS544-1D				


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

TYPE	PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
	A ₀ - A ₇	Port A inputs	1.0/1.0	20μA/0.1mA
	B ₀ - B ₇	Port B inputs	1.0/1.0	20μΑ/0. ImA
	OEAB	A-to-B Output Enable input (Active Low)	1.0/1.0	20µA/0.1mA
'543/ '543-1	OEBA	B-to-A Output Enable input (Active Low)	1.0/1.0	20μA/0.1mA
	EAB	A-to-B Enable input (Active Low)	1.0/1.0	20μA/0.1mA
'544/ '544-1	EBA	B-to-A Enable input (Active Low)	1.0/1.0	20μΑ/0.1mA
ا ٠٠٠	LEAB	A-to-B Latch Enable input (Active Low)	1.0/1,0	20μA/0.1mA
	LEBA	B-to-A Latch Enable input (Active Low)	1.0/1.0	20μΑ/0.1mA
'543/	A D	Outputs (All versions)	750/240	15mA/24mA
543-1	A _n , B _n	Outputs (-1 version)	750/480	15mA/48mA
544/	Ā _n , B̄ _n	Outputs (All versions)	750/240	15mA/24mA
544-1	. Ju. "U	Outputs (-1 version)	750/480	15mA/48mA

LOGIC SYMBOL

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.

PIN CONFIGURATION




OEAR

'ALS543/'ALS543-1

V_{CC} = Pin 24 GND - Pin 12


LOGIC SYMBOL(IEEE/IEC)




October 24, 1988

74ALS543, 74ALS543-1, 74ALS544, 74ALS544-1


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)



FUNCTIONAL DESCRIPTION

The 'ALS543/'ALS543-1 and 'ALS544/
'ALS544-1 contain two sets of eight D-type latches, with separate input and controls for each set. For data flow from A to B, for example, the A-to-B Enable (EAB) input must be Low in order to enter data from A₀-A₂ or take

data from B₀-B₂, as indicated in the Function Table. With EAB Low, a Low signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B latches transparent; a subsequent Low-to High transition of the LEAB signal puts the A latches in the storage mode and their outputs

no longer change with the A inputs. With EAB and OEAB both Low, the 3-state B output buffers are active and display the data present at the outputs of the A latches.

Control of data flow from B to A is similar, but using the EBA, LEBA, and OEBA inputs.

FUNCTION TABLE for 'ALS543/'ALS543-1 and 'ALS544/'ALS544-1

	INPL	ITS		OUT	PUTS	STATUS
OEXX	EXX	LEXX	DATA	1543/543-1	'544/544-1	
Н	X	X	X	Z	Z	Disabled
×	Н	X	X	Z	2	Disabled
L L	†	L	h	2 2	2 2	Disabled + Latch
L	L	†	h	H	L H	Latch + Display
L L	L	L	H	H	H	Trasparent
L	L	Н	X	NC	NC	Hold

H≈ High voltage level

h= High state must be present one setup time before the Low-to-High transition of LEXX or EXX (XX=AB or BA) i= Low state must be present one setup time before the Low-to-High transition of LEXX or EXX (XX=AB or BA)

1 =Low-to-High transition of LEXX or EXX (XX=AB or BA)


X=Don't care

NC=No change

Z =High impedance "off" state

Bus Transceivers

74ALS543, 74ALS543-1, 74ALS544, 74ALS544-1



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V _{CC}	Supply voltage		-0.5 to +7.0	
V _{IN}	Input voltage		-0.5 to +7.0	V
IN	Input current	5 7	-30 to +5	mA
Vout	Voltage applied to output in High output state		-0.5 to +5.5	V
IOUT	Current applied to output in Low output state	All versions	48	mA
	<u> </u>	-f versions	96	mA
TA	Operating free-air temperature range		0 to +70	°C
TSTG	Storage temperature	· · · · · · · · · · · · · · · · · · ·	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER			ETIMILI		
	PARAMETE	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.5	5.0	5.5	٧	
V _{IH}	High-level input voltage		2.0			V
VE	Low-level input voltage				0.8	V
I _K	Input clamp current				-18	mA
ГОН	High-level output current				-15`	mA
lac	Law level output current	All versions	-		24	mA
o.		-1 versions			481	mA
TA	Operating free-air temperature range		0		70	°C

NOTE 1. The 48mA limit applies only under the condition of V_{CC} =5.0V \pm 5%.

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		PARAMETER TEST CONDITIONS ¹						LIMITS	3	
SYMBOL	PARAMET	TER		TE	Min	Typ ²	Max	רואט		
				V _{CC} ± 10%		I _{OH} = -0.4mA	V _{CC} -2			٧
VOH	High-level output	voltage		NZ AAINI	V _{IL} = MAX V _{IH} = MIN	I _{OH} = -3mA	2.4	3.2		V
			*	V _{CC} = MIN V _{BH} = MIN	I _{OH} = -15mA	2.0			٧	
			All			I _{OL} = 12mA		0.25	0.4	V
v _{or}	Low-level output	voltage	versions	V _{CC} = MIN	V _{IL} = MAX V _{IH} = MIN	I _{OL} = 24mA		0.35	0.5	٧
OL.	·		-1 versions	V _{CC} = 4.75V		I _{OL} = 48mA		0.35	0.5	٧
V _{IK}	input clamp volta	ge .		V _{CC} = MIN, 1, =	1 _K			-0.73	-1.2	٧
l _i	Input current at Control inputs		V _{CC} ≠ MAX, V _I = 7.0V				0.1	m		
1	maximum input v	oltage	A or B ports	V _{CC} = MAX, V	V _{CC} = MAX, V _I = 5.5V				0.1	m
l _{IH}	High-level input of	current ³		V _{CC} = MAX, V	V _{CC} = MAX, V _I = 2.7V				20	μ
111	Low-level input of	current ³		V _{CC} = MAX, V _t = 0.4V			-0.2	m		
l _o	Short-circuit outp	out curre	nt ⁴	V _{CC} = MAX,V _C	= 2.25V		-30		-112	m/
			ICCH					47	76	mA
		'ALS5	43/ Inc.	1				55	88	mA
		'ALS5	l _{ccz}	W	MAY			55	88	m/
¹cc	(total)	I _{CCH}	V _{CC} = MAX	•			47	76	m/	
		44/					57	88	mA	
			locz	1				57	88	m/

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_i = 25°C.
3. For I/O ports, the parameters I_{LI} and I_L include the off-state current.
4. The output conditions have been chosen to produce current that closely approximates one half of the true short-drout output current, I_{CS}.

AC ELECTRICAL CHARACTERISTICS for 'ALS543/'ALS543-1

SYMBOL	PARAMETER	TEST CONDITION	T _A = 0°C V _{CC} = ! C _L = R _L =	UNIT	
			Min	Mex	
t _{PLH}	Propagation delay An to Bn	Waveform 2	3	15 15	ns
t _{PLH}	Propagation delay B _n to A _n	Waveform 2	3	12 12	ns
^t PLH ^t PHL	Propagation delay LEBA to An	Waveform 1, 2	4	11 11	ns
PLH PHL	Propagation delay LEAB to B _n	Waveform 1, 2	4	11 11	ns
t _{PZH}	Output Enable time OEBA or OEAB to A _n or B _n	Waveform 4 Waveform 5	2 2	15 15	ns
t _{PHZ}	Output Disable time OEBA or OEAB to An or Bn	Waveform 4 Waveform 5	2 2	15 15	ns
t PZH t PZL	Output Enable time EBA or EAB to An or Bn	Waveform 4 Waveform 5	2 2	15 15	กร
t _{PHZ}	Output Disable time EBA or EAB to A _n or B _n	Waveform 4 Waveform 5	2	15 15	ns

AC SETUP REQUIREMENTS for 'ALS543/'ALS543-1

SYMBOL	PARIAMETER	TEST CONDITION	LIMITS T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
		1	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low An or Bn to LEAB, LEBA, EAB, or EBA	Waveform 3	10 10		ns
H) ትርር	Hold time, High or Low A _n or B _n to LEAB, LEBA, EAB, or EBA	Waveform 3	0		ns
° _₩ (L)	Latch enable Pulse width, Low	Waveform 3	10		ns

AC ELECTRICAL CHARACTERISTICS for 'ALS544/'ALS544-1


			LIN	UTS	
SYMBOL	PARAMETER	TEST CONDITION	T _A = 0°C V _{CC} = 5 C _L = R _L =	UNIT	
1			Min	Max	
t _{PLH}	Propagation delay	Waveform 1	3	15 15	ns
t PLH tPHL	Propagation delay	Waveform 1	3	12 12	ns
I _{PLH}	Propagation delay LEBA to An	Waveform 1, 2	4	11	ns
tPLH tPHL	Propagation delay LEAB to B	Waveform 1, 2	1	11	ns
t PZH PZL	Output Enable time OEBA or OEAB to An or Bn	Waveform 4 Waveform 5	2 2	15 15	ns
t _{PHZ}	Output Disable time OEBA or OEAB to An or Bn	Waveform 4 Waveform 5	2	15 15	ns
PZH PZL	Output Enable time EBA or EAB to An or Bn	Waveform 4 Waveform 5	2 2	15 15	ns
t _{PHZ}	Output Disable time EBA or EAB to A _n or B _n	Waveform 4 Waveform 5	2	15 15	ns

AC SETUP REQUIREMENTS for 'ALS544/'ALS544-1


SYMBOL	PARAMETER TEST CONDI	TEST CONDITION	T CONDITION $ \begin{array}{c} \text{LIMITS} \\ T_{A} = 0^{\circ}\text{C to } + 70^{\circ}\text{C} \\ V_{CC} = 5V \pm 10\% \\ C_{L} = 50 \text{pF} \\ R_{L} = 500 \Omega \\ \end{array} $		UNIT
			Min	Max	
t _s (H) t _s (L)	Setup time, High or Low A, or B, to LEAB, LEBA, EAB, or EBA	Waveform 3	10 10		ns
ኒ (H) ኒ (L)	Hold time, High or Low A _n or B _n to LEAB, LEBA, EAB, or EBA	Waveform 3	0		ns
t _w (L)	Latch enable Pulse width, Low	Waveform 3	10		ns

74ALS543, 74ALS543-1, 74ALS544, 74ALS544-1

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS




TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS

R_t = Load resistor; see AC CHARACTERISTICS for value.

C₁ = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_{γ} = Termination resistance should be equal to Z_{OLIT} of pulse generators.



 $V_{M} = 1.3V$ Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS							
	Amplitude	Rep. Rate	t _w	t _{TLH}	t _{THL}			
74ALS	3.5V	1MHz	500ns	2.0ns	2.0ns			

74ALS563A, 74ALS564A Latch/Flip-Flops

74ALS563A Octal Transparent Latch, inverting (3-State) 74ALS564A Octal D Filp-Flop, Inverting (3-State)

Product Specification

FEATURES

- 74ALS563A is broadside pinout and inverting version of 74ALS373
- 74ALS564A is broadside pinout and inverting version of 74ALS374
- Inputs and Outputs on opposite side of package allow easy interface to Microprocessors
- Useful as an input or Output port for Microprocessors
- · 3-State Outputs for Bus interfacing
- · Common Output Enable
- 74ALS573B and 74ALS574A are non-inverting versions of 74ALS563A and 74ALS564A reapectively

DESCRIPTION

The 74ALS563A is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable (OE) control gates. The 74ALS563A is a complementary version of the 74ALS373 and has a broadside pinout configuration to facilitate PC board layout and allow easy interface with microprocessors.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS563A	6.0ns	12mA
74ALS584A	6.0ns	15mA

ORDERING INFORMATION

COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
74ALS563AN, 74ALS564AN
74ALS563AD, 74ALS564AD


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U,L.) HIGH/LOW	LOADVALUE HIGH/LOW
D ₀ - D ₇	Data inputs	1.0/2.0	20µA/0.2mA
E ('ALS563A)	Latch enable input	1.0/1.0	20 A/0.1mA
Œ.	Output enable input (active Llow)	1.0/1.0	20μΑ/0.1mA
CP ('ALS564A)	Clock Pulse input (Active rising edge)	1.0/2.0	20 A/0.2mA
۵,-۵,	Date outputs	130/240	2.6mA/24mA

NOTE


One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.

PIN CONFIGURATION




February 5, 1988

LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)




Latch/Flip-Flops


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)



The data on the D inputs is inverted and transferred to the latch outputs when the Enable (E) input is High. The latch remains transparent to the data input while E is High and stores the inverted data that is present one set-up time before the High-to-Low enable transition.

The 74ALS564A is a complementary version of the 74ALS374 and has a broadside pinout configuration to facili-


tate PC board layout and allow easy interface with microprocessors. It is an 8-bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable (\overline{OE}) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition is inverted and transferred to the corre-


sponding flip-flop's Q output.

The active Low Output Enable (OE) controls all eight 3-State buffers. When OE is Low, the stored or transparent data appears at the outputs. When OE is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

LOGIC DIAGRAM, 74ALS563A



LOGIC DIAGRAM, 74ALS564A



FUNCTION TABLE, 74ALS563A

	INPUTS		INTERNAL	OUTPUTS	BOSEL THIS WARE	
ŌĒ	E		REGISTER	Q,- Q,	OPERATING MODE	
L	H	L H	L H	H	Enable and register	
L	• ↓	h	L H	H L	Latch and read register	
L	L	X	NC	NC	Hold	
H	H	X D _n	NC D _B	Z Z	Disable outputs	

H - High voltage level

- High voltage level one set-up time prior to the High-to-Low E transition h Low voltage level

= Low voltage level one set-up time prior to the High-to-Low E transition

NC = No change

- Don't care

High impedance "off" state
 High-to-Low E transition

FUNCTION TABLE, 74ALS564A

	INPUTS		INTERNAL	ОИТРИТВ		
OE	СР	D	REGISTER	Q, - Q,	OPERATING MODE	
L L	† †	l h	L H	H	Load and read register	
L	\$	X	NC	NC	Hold	
H	† X	D,	D, X	Z Z	Disable outputs	

= High voltage level

h = High voltage level one set-up time prior to the Low-to-High clock transition

- Low voltage level L

= Low voltage level one set-up time prior to the Low-to-High clock transition

NC = No change

X = Don't care

- High impedance "off" state

= Low-to-High clock transition

- Not a Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
IN	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
LOUT	Current applied to output in Low output state	48	mA
TA	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	•c

RECOMMENDED OPERATING CONDITIONS

SYMBOL			LIMITS			
	PARAMETER	Min	Nom	Mex	UNIT	
v _{cc}	Supply voltage	4.5	5.0	5.5	. ^	
V _{IH}	High-level input voltage	2.0			٧	
V _L	Low-level input voltage			0.8	٧	
1 _K	input clamp current			-18	mA	
Тон	High-level output current			-2.6	mA	
OL	Low-level output current			24	mA	
T _A	Operating free-air temperature range	0		70	~℃	

SYMBOL	PARAMETER			over recommended operation free-six temperature tand		LIMITS			
STMBUL.	PARAME	IEN		TEST CONDITIONS ¹		Min	Typ ²	Max	UNIT
V _{OH}	High-level output voltage			V _{CC} ±10%, V _{IL} = MAX, V _{IH} = MIN	I _{OH} = -0.4mA	V _{oc} -2			. ٧
•он				V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OH} = MAX	2.4	3.2		V
V _{OL}	Low-level output	voltene		V _{CC} = MIN, V _{IL} = MAX	I _{OL} = 12mA		0.25	0.4	٧
,or	zow iere: output	village		V _H = MIN	I _{OL} = 24mA		0.35	0.5	V
V _{IK}	input clamp volta	ge	•	$V_{CC} = MiN, I_1 = I_{inc}$			-0.73	-1.2	٧
ł _i	input current at maximum input voltage		m	V _{CC} = MAX, V _j = 7.0V				100	μА
ige	High-level input o	urrent		V _{CC} = MAX, V ₁ = 2.7V				20	μA
	Low-level input current 74ALS563A 74ALS564A		74ALS563A	V _{CC} = MAX, V _I = 0.4V				-0.1	mA
I _{IL}			74ALS564A					-0.2	mA
I _{OZH}	Off-state output current, High-level voltage applied		d	V _{CC} = MAX, V _O = 2.7V				20	μА
l _{oz.}	Off-state output of Low-level voltage		,	V _{OC} = MAX, V _O = 0.4V				-20	μΑ
10	Output current ³			V _{CC} = MAX, V _O = 2.25V		-30		-112	mA
	1	1cc	4				7	12	mA
1	,	1 _{cc}	74ALS563A	V _{CC} = MAX			13	21	mA
loc	Supply current	loc.	2				15	24	mA
	(total)	Icc	4	V _{OC} = MAX			11	18	mA
		CCI	74ALS564A				17	27	mA
j	•	loc:	2				18	28	mA

NOTES:

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at V_{CC} = SV, T_A = 25°C.

3. The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit current, !

OS


AC ELECTRICAL CHARACTERISTICS


Symbol	PARAMETER		TEST CONDITION	LIM TA = 0°C VCC = 5 CL = RL =	UNIT	
t _{PLH}	Propagation delay		Waveform 2	2.0 3.0	10.0 10.0	ns
PLH PHL	Propagation delay		Waveform 1	4.0 4.0	13.0 13.0	ns
PZH PZL	Output Enable time to High or Low level	74ALS563A	Waveform 4 Waveform 5	1.0 3.0	9.0 11.0	ns
PHZ PLZ	Output Disable time to High or Low level		Waveform 4 Waveform 5	1.0 2.0	9.0 11.0	ns
f _{MAX}	Maximum Clock frequency		Waveform 1	50		MHz
PLH PHL	Propagation delay CP to Q _n		Waveform 1	3.0 4.0	12.0 12.0	ns
t _{PZH}	Output Enable time to High or Low level	74ALS564A	Waveform 4 Waveform 5	1.0 3.0	9.0 11.0	ns
t _{PHZ}	Output Disable time to High or Low level		Waveform 4 Waveform 5	1.0 2.0	9.0 11.0	ns

AC SETUP REQUIREMENTS

SYMBOL	PARAMETER		TEST CONDITION	LIMITS T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
		1	,	Min Max 6.0 6.0 6.0 6.0		
t _e (H) t _e (L)	Set-up time D _n to E		Waveform 3 Waveform 3			ns.
_ի (H) կլ(L)	Hold time D _n to E	74ALS563A	Waveform 3 Waveform 3			ns
t _w (H)	E Pulse width, High		Waveform 1	10.0		ns
t _s (H) t _s (L)	Set-up time D _n to CP		Waveform 3 Waveform 3	6.0 6.0		ns
ኒ _ከ (H) ኒ _ከ (L)	Hold time D _n to CP	74ALS564A	Waveform 3 Waveform 3	1.0 1.0		ns
t _w (H) t _w (L)	CP Pulse width, High or Low	1 [Waveform 1 Waveform 1	7.0 11.0		กร

AC WAVEFORMS





pulse generators.

 $R_{\mathbf{T}}$ = Termination resistance should be equal to Z_{OUT} of

74ALS573B, 74ALS574A Latch/Flip-Flops

74ALS573B Octal Transparent Latch (3-State) 74ALS574A Octal D Flip-Flop (3-State) Product Specification

TYPICAL PROPAGATION

DELAY

5.0ns

FEATURES

- 74ALS573B is broadside pinout version of 74ALS373
- 74ALS574A is broadside pinout version of 74ALS374
- Inputs and Outputs on opposite side of package allow easy interface to Microprocessors
- Useful as an input or Output port for Microprocessors
- · 3-State Outputs for Bus Interfacing
- · Common Output Enable
- 74ALS583A and 74ALS584A are inverting version of 74ALS573B and 74ALS574A respectively

74ALS574A	6.0ns	15mA
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
ADDEDNIC !	MECONATION	

ORDERING INFORMATION

TYPE

74ALS573B

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	74ALS573BN, 74ALS574AN
20-Pin Plastic SOL	74ALS573BD, 74ALS574AD

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
D ₀ - D ₇	Data inputs	1.0/2.0	20μA/0.2mA
E ('ALS573B)	Latch enable input	1.0/1.0	20 A/0.1mA
OE .	Output enable input (active Low)	1.0/1.0	20μΑ/0.1mA
CP ('ALS574A)	Clock Pulse input (Active rising edge)	1.0/2.0	20 A/0.2mA
Q ₀ - Q ₇	Data outputs	130/240	2.6mA/24mA


NOTE:

One (1,0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


DESCRIPTION

The 74ALS573B is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable (OE) control gates. The 74ALS573B is functionally identical to the 74ALS373 but has a broadside pinout configuration to facilitate PC board layout and allow easy interface with microprocessors.

PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)

TYPICAL SUPPLY CURRENT


(TOTAL)

12mA




February 5, 1988


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)



The data on the D inputs is transferred to the latch outputs when the Enable (E) input is High. The latch remains transparent to the data input while E is High and stores the data that is present one set-up time before the High-to-Low enable transition.

The 74ALS574A is functionally identical to the 74ALS374 but has a broadside pinout configuration to facilitate PC board


layout and allow easy interface with microprocessors. It is an 8-bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable (OE) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition is transferred to the corresponding flip-


flop's 'Q' output.

The active Low Output Enable (OE) controls all eight 3-State buffers. When OE is Low, the stored or transparent data appears at the outputs. When OE is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

LOGIC DIAGRAM, 74ALS573B



LOGIC DIAGRAM, 74ALS574A



FUNCTION TABLE, 74ALS573B

	INPUTS		INTERNAL	OUTPUTS	ADER 17916 11005
OE	E	D	REGISTER	Q, - Q,	OPERATING MODE
L	H	L H	L H	L H	Enable and read register
L L	1	h	L H	L H	Latch and read register
L	L	X	NC	NC	Hold
H	H	X D _n	NC D _n	Z Z	Disable outputs

H - High voltage level

- High voltage level one set-up time prior to the High-to-Low E transition

... Low voltage level

... Low voltage level one set-up time prior to the High-to-Low E transition

NC = No change

- Don't care

High impedance "off" state High-to-Low E transition

FUNCTION TABLE, 74ALS574A

	MPUTS		INTERNAL.	OUTPUTS	OPERATING MODE
ŌĒ	CP	D _m	REGISTER	Q, - Q,	OPERATING MODE
L	† †	h	H	L H	Load and read register
L	#	X	NC	NC	Hold
H	† X	D,	ν, χ	Z	Disable outputs

- High voltage level

- High voltage level one set-up time prior to the Low-to-High clock transition

Low voltage level

- Low voltage level one set-up time prior to the Low-to-High clock transition

NC = No change

X = Don't care

High impedance "off" state
 Low-to-High clock transition

= Not a Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
Vcc	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
IN	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
OUT	Current applied to output in Low output state	48	mA
TA	Operating free-air temperature range	0 to +70	~℃
TSTG	Storage temperature	-65 to +150	*C

RECOMMENDED OPERATING CONDITIONS

SYMBOL					
STREET	PARAMETER	Min	Nom	Mex	UNIT
V _{CC}	Supply voltage	4.5	5.0	5.5	٧
V _{IH}	High-level input voltage	2.0			٧
V _{IL}	Low-level input voltage			0.8	V
1 _K	input clamp current			-18	mA
OH	High-level output current			-2.6	mA
loL	Low-level output current			24	mA
TA	Operating free-air temperature range	0		70	°C

					.1	LIMITS			
SYMBOL	PARAME	TER		TEST CONDITIONS ¹		Min	Typ ²	Max	UNIT
v	High-level output	voltane		$V_{CC}\pm 10\%$, $V_{IL}=MAX$, $V_{IH}=MIN$	I _{OH} = -0.4mA	V _{cc} -2			٧
V _{OH}	udu-assi onhar	votage		V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OH} = MAX	2.4	3.2		٧
VoL	Low-level output	unltane		V _{CC} = MIN, V _{IL} = MAX	I _{OL} = 12mA		0.25	0.4	٧
*OL	Con-lava carput	· ·		V _H = MIN	I _{OL} = 24mA		0.35	0.5	٧
V _{IK}	input clamp volta	ge		V _{cc} = MIN, t _i = l _{iK}			-0.73	-1.2	٧
l _t	Input current at minput voltage	androur	n	V _{CC} = MAX, V ₁ = 7.0V				100	μА
I _H .	High-level input current			V _∞ = MAX, V _j = 2.7V				20	μΑ
l _k	Low-level input or	ment	74ALS573B	$V_{CC} = MAX, V_I = 0.4V$				-0.1	mA
			74ALS574A					-0.2	mA
OZH	Off-state output of High-level voltage		d	V _{CC} = MAX, V _O = 2.7V				20	μА
ozu	Off-state output of Low-level voltage		3	V _{CC} = MAX, V _O = 0.4V				-20	μΑ
lo	Output current ^a			V _{CC} = MAX, V _O = 2.25V	. ***	-30		-112	mA
		1 _{CCI}	4				7	12	mA
	O	loca	74ALS573B	V _{CC} = MAX			13	21	mA
l _{oc}	Supply current (total)	loc	2				15	24	mA
-00		I _{CC}	+				10	16	mA
			74ALS574A	V _{CC} = MAX			17	27	m/
]			z				18	28	mA

NOTES:

1. For conditions shown as MiN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

3. The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit current, I_{CS}


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER		TEST CONDITION	LIMITS T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
				Min	Max	
tplH tpHL	Propagation delay		Waveform 2	2.0 2.0	10.0 10.0	ns
t _{PLH} t _{PHL}	Propagation delay E to Q		Waveform 1	4.0	12.0 12.0	ns
PZH PZL	Output Enable time to High or Low level	74ALS573B	Waveform 4 Waveform 5	2.0 4.0	9.0 11.0	ns
PHZ PLZ	Output Disable time to High or Low level		Waveform 4 Waveform 5	1.0	9.0 11.0	ns
f _{MAX}	Maximum Clock frequency		Waveform 1	45		MHz
^t рін tрні	Propagation delay CP to Q _n		Waveform 1	3.0 4.0	12.0 12.0	ns
[‡] Р2Н [‡] Р2 <u>Т</u>	Output Enable time to High or Low level	74ALS574A	Waveform 4 Waveform 5	2.0 4.0	9.0 11.0	ns
t _{PHZ} t _{PLZ}	Output Disable time to High or Low level		Waveform 4 Waveform 5	1.0	9.0 11.0	ns

AC SETUP REQUIREMENTS


SYMBOL	PARAMETER		TEST CONDITION	LIMITS T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
				Min	Mex	1
t _e (H) t _e (L)	Set-up time D _n to E		Waveform 3 Waveform 3	6.0 6.0		ns
_հ (H) դ(L)	Hold time D _n to E	74ALS573B	Waveform 3 Waveform 3	6.0		ns
t _w (H)	E Pulse width, High		Waveform 1	10.0		ns
t _s (H) t _s (L)	Set-up time D _n to CP		Waveform 3 Waveform 3	6.0		ns.
ֆ _ի (H) ֆ _ի (L)	Hold time D _n to CP	74ALS574A	Waveform 3 Waveform 3	1.0 1.0		ns
ኒ _w (H) ኒ _w (L)	CP Pulse width, High or Low		Waveform 1 Waveform 1	8.0 12.0		ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS

pulse generators.



74ALS620A, 74ALS620A-1 74ALS623A, 74ALS623A-1

Transceivers

74ALS620A/620A-1 Octal Bus Transceiver, Inverting (3-State)
74ALS623A/623A-1 Octal Bus Transceiver, Non-Inverting (3-State)
Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)		
74ALS620A/620A-1	4ns	33mA ·		
74ALS623A/623A-1	4ns	38mA		

FEATURES

- · Octal bidirectional bus interface
- 3-state buffer outputs sink 24mA and source 15mA
- The -1 version sinks 48mA I_{OL} within the $\pm 5\%$ V_{CC} range

DESCRIPTION

The 74ALS620A and 74ALS623A are octal bus transceivers featuring 3-state bus-compatible outputs in both send and receive directions. The 74ALS620A is an inverting version of the 74ALS623A. The outputs are capable of sinking 24mA and sourcing up to 15mA, providing very good capacitive drive characteristics. The outputs for the 74ALS620A-1 and 74ALS623A-1 are capable of sinking up to 48mA when within the $\pm 5\%$ V_{CC} range. These octal bus transceivers are designed for asynchronous two-way communication between data busses . The control function implementation allows for maximum flexibilty in timing. These devices allow data transmission from the A bus to the B bus or from B bus to A bus. depending upon the logic levels at the Enable inputs (OEBA and OEAB). The Enable inputs can be used to disable the device so that the busses are effectively isolated. The dual-enable configuration gives the 'ALS620A and 'ALS623A the capability to store data by the simultane-

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C			
20-Pin Plastic DIP	74ALS620AN, 7AL620A-1N, 74ALS623AN, 7AL623A-1N			
20-Pin Plastic SOL	74ALS623AD, 7AL623A-1D, 74ALS623AD, 7AL623A-1D			

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOADYALUE HIGH/LOW
A ₀ -A ₇ , B ₀ -B ₇	Data inputs	1.0/1.0	20μΑ/20μΑ
OEBA, OEAB	Output enable inputs	1.0/1.0	20μΑ/20μΑ
A _n , B _n	Data outputs	750/240	15mA/24mA
A _n , B _n	Data outputs (-1 version)	750/480	15mA/48mA


HOTE

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.

ous enabling of OEBA and OEAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of the bus


lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states.

PIN CONFIGURATION




October 8, 1987

LOGIC SYMBOL





LOGIC SYMBOL(IEEE/IEC)




Transceivers


74ALS620A, 74ALS620A-1, 74ALS623A, 74ALS623A-1







LOGIC DIAGRAM



FUNCTION TABLE

INPUTS		OPERATING MODES		
OEBA	OEAB	74ALS620A	74AL8623A	
L	L	8 data to A bus	B data to A bus	
Н	Н	A data to 8 bus	A data to B bus	
Н	L	Z	Z	
		B data to A bus	B data to A bus	
L	LH	A data to B bus	A data to B bus	

= High voitage level

Low voltage levelDon't care

- High impedance "off" state

74ALS620A, 74ALS620A-1, 74ALS623A, 74ALS623A-1

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
v _{cc}	Supply voltage		-0.5 to +7.0	٧
V _N	Input voltage		-0.5 to +7.0	٧
IN	Input current		-30 to +5	mA
Vout	Voltage applied to output in High output state		-0.5 to +V _{CC}	V
	Company of the control of the contro	All versions	48	mA
TUO	Current applied to output in Low output state	-1 version only	96	mA
T.	Operating free-air temperature range		0 to +70	•℃
T _{STG}	Storage temperature		-65 to +150	`•℃

RECOMMENDED OPERATING CONDITIONS

			LIMITS			
SYMBOL	PARAMETER		Min	Nom	Max	UNIT
V _{CC}	Supply voltage		4.5	5.0	5.5	٧
V _H	High-level input voltage		2.0			٧
V.	Low-level input voltage				0.8	٧
I _K	Input clamp current				-18	· mA
IOH	High-level output current				-15	mA
		All versions			24	mA
Low-level output current	Fow-level orabit critteur	-1 version only			48 ¹	mA
T.	Operating free-air temperature range		0		70	•c

NOTE: 1. The 48 mA limit applies only under the condition of $V_{\rm CC}$ = 5.0V±5%.

Transceivers

74ALS620A, 74ALS620A-1, 74ALS623A, 74ALS623A-1

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	P	ARAMETER		T1	ST CONDITION	e1		LIMIT	3	
				1231 CONDINONS			Typ ²	Max	UNIT	
				V _{CC} ± 10%		I _{OH} = -0.4mA	V _{CC} -2			V
V _{ОН}	High-level	output voltage		V _{CC} = MIN	V _{IL} = MAX V _{IH} = MIN	I _{OH} = -3mA	2.4	3.2		V
				4		I _{OH} = -15mA	2.0			٧
			Alt	V _{CC} = MIN	V - MAY	OL = 12mA	·	0.25	0.4	V
VOL	Lo w-level	oulput voltage	versions	VIH = MIN OL = 24mA		0.35	5 0.5	V		
			-1 version	V _{CC} = 4.75V	I _{OL} = 48mA		0.35	0.5	V	
V _{IK}	Input clam	b <u>kopađe</u>		V _{CC} = MIN, I ₁ = I _{IK}			-0.73	-1.5	V	
4	input curre		OEBA or OEAB	V _{CC} = MAX, V _I = 7.0V				0.1	mA	
	input volta		A or B ports	V _{CC} = MAX, V ₁ = 5.5V				0.1	mA	
l _H	High-level	input current ³		V _{CC} = MAX, V _i = 2.7V				20		
ig.	Low-level	Low-level input current ^S		V _{CC} = MAX, V ₁	0.4V					μA
10	Short-circu	it output curren	p4						-0.1	mA
				V _{CC} = MAX,V _O	- 2.25V		-30		-112	mA
}		74ALS620A	ССН					24	34	mA
ì		74ALS620A		V _{CC} = MAX	MAX	-		42	49	mA
loc	Supply	current (total) CCH				45	52	mA		
	(homi)						29	43	mA	
ļ		74ALS623A 74ALS623A	1 CCL	V _{CC} = MAX		ľ		41	50	mA
			locz					46	55	mA

NOTES:

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at V_{CC} = 5V, T_A = 25°C.


3. For trO ports, the parameters i_[A] and i_[A] include the off-state current.

4. The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, i_{[CS}.

AC ELECTRICAL CHARACTERISTICS

					HTS	
SYMBOL PARAMETER			TEST CONDITION		T _A = 0°C to +70°C V _{CC} = 5V ±10% G _L = 50pF R _L = 500Ω	
			Min	Max		
t _{PLH}	Propagation delay A, to B, B, to A,		Waveform 1	2.0 2.0	10.0 10.0	ns
PZH PZL	Output Enable time OEBA to An	74ALS820A	Waveform 3 Waveform 4	2.0 3.0	17.0 25.0	ns
PHZ PLZ	Output Disable time OEBA to An		Waveform 3 Waveform 4	2.0	12.0 18.0	ns
PZH PZL	Output Enable time OEAB to Bn		Waveform 3 Waveform 4	2.0 3,0	18.0 25.0	ns
t _{PHZ}	Output Disable time OEAB to B		Waveform 3 Waveform 4	2.0 3.0	12.0 18.0	ns
PLH	Propagation delay A _n to B _n , B _n to A _n		Waveform 1	2.0 2.0	13.0 11.0	ns
PZH PZL	Output Enable time OEBA to An	74ALS623A	Waveform 3 Waveform 4	2.0 3.0	22.0 22.0	RS
t _{PHZ}	Output Disable time OEBA to An	74ALS623A-1	Waveform 3 Waveform 4	2.0 2.0	16.0 19.0	ns
PZH PZL	Output Enable time OEAB to B _n		Waveform 3 Waveform 4	2.0 3.0	22.0 22.0	ns
PHZ PLZ	Output Disable time OEAB to B _n		Waveform 3 Waveform 4	2.0	16.0 19.0	ns


AC WAVEFORMS



Transceivers

74ALS620A, 74ALS620A-1, 74ALS623A, 74ALS623A-1

TEST CIRCUIT AND WAVEFORMS



SWITCH POSITION


TEST	SWITCH
1 _{PLZ}	closed
^t PZL	closed
All other	open

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_{\rm T} = -$ Termination resistance should be equal to $Z_{\rm OUT}$ of pulse generators.



FAMIL		INPUT PULSE REQUIREMENT				
	Amplitude	Rep. Rate	₽w	t _{TĹH}	THL.	
74ALS		3.5V	1MHz	500ns		

74ALS645A, 74ALS645A-1

Transceivers

Octal Transceivers (3-State) Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS645A 74ALS645A-1	7.0ns	34mA

FEATURES

- · Octal bidirectional bus interface
- 3-state buffer outputs sink 24mA and source 15mA.
- · Outputs are placed in high impedance state during power-off conditions
- . The -1 version sinks 48mA los within the ±5% V_{CC} range

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	N74AL\$645AN, N7AL645A-1N
20-Pin Plastic SOL	N74ALS645AD, N7AL645A-1D

DESCRIPTION


The 74ALS645A is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both transmit and receive directions. The device features an Output Enable (OE) input for easy cascading and Transmit/Receive(T/R) input for direction control. The 74ALS645A-1 is the same as the 74ALS645A except that the B port sinks 48 mA within the ±5% V_{CC} range.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	HIGH/LOW
A ₀ - A ₇ B ₀ - B ₇	Data inputs	1.0/1.0	20µA/0.1mA
OE .	Output enable input (active Low)	1.0/1.0	20μΑ/0.1mA
T/R	Transmit/Receive input	1.0/1.0	20µA/0.1mA
A ₀ -A ₇	A port outputs	750/240	15mA/24mA
B ₀ - B ₇	B Port outputs	750/240	15mA/24mA
B ₀ - B ₇	B Port outputs (-1 version)	750/480	15mA/48mA

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)



October 31,1988

Transceivers


74ALS645A, 74ALS645A-1

FUNCTION TABLE

INP	UTS	OUTOUTO
ŌĒ	T/R	OUTPUTS
L	L	Bus B data to Bus A
L	н	Bus A data to Bus B
н	x	z

H=High voltage level L=Low voltage level X=Don't care Z=High impedance "off" state

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER			
V	Supply voltage		RATING	UNIT
V _{CC}			-0.5 to +7.0	V
V _{IN}	Input voltage :		-0.5 to +7.0	V
IN	input current	-30 to +5	mA	
Vout	Voltage applied to output in High output state		-0.5 to +5.5	V
lout	Current applied to output in Low output state	All versions	48	mA
		-1 version only	96	mA
'A	Operating free-air temperature range		0 to +70	°C
TSTG	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAME					
			Min	Nom	Max	דואט
V _{CC}	Supply voltage	Supply voltage				V
V _{IH}	High-level input voltage		2.0		5.5	· ·
V _{IL}	Low-level input voltage			0.8	v	
I _K	Input clamp current				-18	mA.
ОН	High-level output current				-15	mA
OL	Low-level output current	All versions			24	mA
		-1 version only			48 ¹	mA
TA	Operating free-air temperature range		0		70	°C

NOTE: 1. The 48 mA limit applies only under the condition of $V_{CC} = 5.0 V \pm 5\%$.

Transceivers

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

1	MBOL PARAMETER (Over						LIMITS		
SYMBOL			TE	TEST CONDITIONS ¹			Typ ²	Max	UNIT
			V _{CC} ± 10%		I _{OH} = -0.4mA	V _{CC} -2			٧
VOH	High-level output voltage			V _{IL} = MAX V _{IL} = MIN	I _{OH} = -3mA	2.4	3.2		٧
OH			V _{CC} = MIN	84	l _{OH} ≈ -15mA	2.0			>
	All			I _{OL} = 12mA		0.25	0.4	٧	
V _{OL} Low-level output voltage	Low-level output voltage	versions	V _{CC} = MIN	V _{IL} = MAX V _{IH} = MIN	lot = 24mA		0.35	0.5	٧
		-1 version	V _{CC} = 4.75V	1 "H	I _{OL} = 48mA		0.35	0,5	٧
V _{IK}	Input clamp voltage		V _{CC} = MiN, i ₁ = i _{IK}				-0.73	-1.5	٧
4	Input current at maximum input voltage - OE or T/R		V _{CC} = MAX, V _i	≠ 7.0V				0.1	m
4	input current at maximum input voltage - A or B por	1	V _{CC} = MAX, V ₁ = 5.5V				0.1	m	
i _{p+}	High-level input current ³		V _{CC} = MAX, V	= 2.7V				20	μ
I _K	Low-level input current ³		V _{CC} = MAX, V					-0.1	m
10	Short-circuit output curre	nt ⁴	V _{CC} = MAX,V _C	= 2.25V		-30	<u> </u>	-112	-
		Гссн					28	45	m/
lcc	Supply current (total)	loca	V _{CC} = MAX			40	55	m	
	-	locz	1				44	58	m

NOTES:

NOTIES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at V_{CC} = 5V, T_A = 25°C.

3. For I/O ports, the parameters i₃₁ and i₄₁ include the off-state current.

4. The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, i_{OS}.


2.0ns | 2.0ns


500ns

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	T _A = 0°C	it +70°C 5V ±10% 50pF 500Ω	UNIT
			Min	Max	
PLH PHL	Propagation delay A _n to B _n , B _n to A _n	Waveform 1	2 2	10 10	ns
t PZH PZL	Output Enable time to High or Low level	Wevelorm 2 Wavelorm 3	3	20	Ns
t _{PHZ}	Output Disable time to High or Low level	Waveform 2 Waveform 3	2	10 15	ns

AC WAVEFORMS





pulse generators.

74ALS646, 74ALS646-1 74ALS648, 74ALS648-1 Transceivers/Registers

'ALS646/646-1 Octal Transceiver/Register, Non-Inverting (3-state)
'ALS648/648-1 Octal Transceiver/Register, Inverting (3-state)
Preliminary Specification

FEATURES

- Combines '245 and '374 type functions in one chip
- Independent registers for A and B
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths
- · 3-state outputs
- The -1 version sinks 48mA I_{OL} within the $\pm 5\%~V_{CC}$ range

DESCRIPTION

The 74ALS646/74ALS646-1 and 74ALS648/74ALS648-1 Transceivers/ Registers consist of bus transceiver circuits with 3-state outputs, D-type flipflops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable (OE), direction (DIR) and Select (SAB, SBA) pins are provided for bus management. The 74ALS646-1 and 74ALS648-1 will sink 48mA if the V_{CC} is limited to 5.0V±0.25V.

TYPE	TYPICAL I MAX	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS646/646-1	50MHz	50mA
74ALS648/648-1	50MHz	54mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
24-Pin Plastic Dip (300 mil)	74ALS646N, 74ALS646-1N, 74ALS648N, 74ALS648-1N
24-Pin Plastic SOL	74ALS646D, 74ALS646-1D, 74ALS648D, 74ALS648-1D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₇	A inputs	1.0/2.0	20μA/0.2mA
B ₀ - B ₇	B inputs	1.0/2.0	20μΑ/0.2mA
CPAB	A-to-B clock input	1.0/2.0	20μΑ/0.2mA
CPBA	B-to-A clock input	1.0/2.0	20μA/0.2mA
SAB	A-to-B select input	1.0/2.0	20μA/0.2mA
SBA	B-to-A select input	1.0/2.0	20µA/0.2mA
DIR	Data flow directional control input	1.0/2.0	20μΑ/0.2mA
ŌĒ	Output enable input	1.0/2.0	20μA/0.2mA
A _n . B _n	Outputs	750/240	15mA/24mA
A _n , B _n	Outputs (-1 version)	750/480	15mA/48mA


NOTE

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)





October 25, 1988

5-185

74ALS646,74ALS646-1,74ALS648,74ALS648-1








The following examples demonstrate the four fundamental bus-management functions that can be performed with the

'ALS646/ALS646-1 and 'ALS648/ALS648-1.

The select pins determine whether data is stored or transferred through the device in real time.

The DIR determines which bus will receive data when the OE pin is Low.




74ALS646,74ALS646-1,74ALS648,74ALS648-1

FUNCTION TABLE

	11	NPUTS		DATA	(VO	OPERATING MODE			
ŌĒ	DIR	СРАВ СРВА	SAB SBA	An	Bn	'ALS646/ALS646-1	'ALS648/'ALS648-1		
X	X	† X X	X X	Input Unspec*	Unspec* Input	Store A, B unspecified Store B, A unspecified	Store A, B unspecified Store B, A unspecified		
H	X	† † HorlHorl	x x x x	input	Input	Store A and B data Isolation, hold storage	Store A and B data Isolation, hold storage		
L	L	X X X HorL	X L	Output	Input	Real time B data to A bus Stored B data to A bus	Real time B data to A bus Stored B data to A bus		
L	H	X X Hort X	L X H X	input	Output	Real time A data to B bus Store A data to B bus	Real time A data to B bus Stored A data to B bus		

H= High voltage level

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
	Supply voltage	-0.5 to +7.0	ν.
V _{CC}	Input voltage	-0.5 to +7.0	V
IN	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
lout	Current applied to output in Low output state (All versions)	48	mA
IOUT	Current applied to output in Low output state (-1 version)	96	mA
T	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	•c

L= Low voltage level

^{**} The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

^{1 =}Low-to-High clock transition X=Don't care

74ALS646,74ALS646-1,74ALS648,74ALS648-1

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER					
		Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	Supply voltage				V
VIH	High-level input voltage		2.0	1		V
V _{IL}	Low-level input voltage			0.8	V	
lk lk	input clamp current	·			-18	mA
l _{он}	High-level output current				-15	· mA
lac	Low-level output current	All versions			24	· mA
		-1 version			481	· mA
TA	Operating free-air temperature range		0		70	°C

^{1.} The 48 mA limit applies only under the condition of V_{CC}=5.0V±5%.

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAM	FTFR			Te	OT COMPLETO	a1		LIMITS	3	
				TEST CONDITIONS ¹			Min -	Typ ²	Max	UNIT	
					V _{CC} ± 10%		I _{OH} = -0.4mA	VCC -2			V
VOH	High-level outpu	it voltage			V _{CC} = MIN	V _{IL} = MAX V _{IH} = MIN	I _{OH} = -3mA	2.4	3.2		V
							I _{OH} = -15mA	2.0			٧
			All		V _{CC} = MIN	V - MAY	loL = 12mA		0.25	0.4	٧
VOL	Low-level output	Low-level output voltage versions		sions		V _{IL} = MAX V _{IH} = MIN	I _{OL} = 24mA		0.35	0.5	V
			-1 \	version	V _{CC} = 4.75V		I _{OL} = 48mA		0.35	0.5	٧
V _{IK}	Input clamp voltage			V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.2	٧		
١,	Input current at Control input maximum input voltage A or 8 ports		Contr	rol inputs	V _{CC} = MAX, V _I	= 7.0V				0.1	mA
			B ports	V _{CC} = MAX, V _I	= 5.5V				0.1	mA	
I _{IH}	High-level input	current ³	,		V _{CC} = MAX, V ₁ = 2.7V				20	μА	
l _g _	Low-level input	ourrent ³			V _{CC} = MAX, V _I	= 0.4V				-0.2	mA
lo	Short-circuit out	put curre	nt ⁴		V _{CC} = MAX,V _Q	= 2.25V		-30		-112	mA
				ICCH					47	76	mA
1		'ALS64		CCL					55	88	mA
l _{cc}	Supply current	AL304	10-1	lccz	V _{CC} ≈ MAX		,		55	88	mA
	(10(3)			ICCH	-00				47	76	mA
		'ALS64		CCL					57	88	mA
}				lccz					57	88	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{1.} For combions arrived as the parameters of the

AC ELECTRICAL CHARACTERISTICS for 'ALS646/'ALS646-1

SYMBOL	PARAMETER	TEST CONDITION	LIM T _A = 0°C V _{CC} = 1°C C _L = 1°C	UNIT	
			Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	40		MHz
t _{PLH}	Propagation delay CPBA or CPAB to B _n or A _n	Waveform 1	10 5	30 17	ns
t _{PLH}	Propagation delay An to Bn or Bn to An	Waveform 2, 3	5 3	20 12	ns
PLH PHL	Propagation delay SBA to A _n or SAB to B _n (A or B Low)	Waveform 2, 3	15 5	35 20	ns
^t PLH ^t PHL	Propagation delay SBA to A _n or SAB to B _n (A or B High)	Waveform 2, 3	8 5	25 20	กร
PZH PZL	Output Enable time OE to An or Bn	Waveform 5 Waveform 6	3 5	17 20	ns
PHZ	Output Disable time OE to A _n or B _n	Waveform 5 Waveform 6	1 2	10 16	Ns.
t _{PZH}	Output Enable time DIR to An or Bn	Waveform 5 Waveform 6	10 5	30 25	ns
^t PHZ ^t PLZ	Output Disable time DIR to A _n or B _n	Waveform 5 Waveform 6	1 2	10 16	ns


AC ELECTRICAL CHARACTERISTICS for 'ALS648/'ALS648-1

SYMBOL	PARAMETER	TEST CONDITION	LIA T, = 0°C V C, = C, =	UNIT		
			Min	Max	1	
fMAX	Maximum clock frequency	Waveform_1	40		MHz	
t _{PLH}	Propagation delay CPBA or CPAB to B _n or A _n	Waveform 1	8 5	30 20	ns	
^E PLH ^E PHL	Propagation delay A _n to B _n or B _n to A _n	Waveform 2, 3	3 2	17 10	ns	
t _{PLH}	Propagation delay SBA to An or SAB to Bn (A or B Low)	Waveform 2, 3	5 4	39 22	ns	
PLH PHL	Propagation delay SBA to An or SAB to Bn (A or B High)	Waveform 2, 3	6	25 21	ns	
t _{PZH}	Output Enable time OE to A _n or B _n	Waveform 5 Waveform 6	4	22 22	กร	
t _{PHZ}	Output Disable time OE to A _n or B _n	Waveform 5 Waveform 6	1 2	10 15	ns	
tPZH tPZL	Output Enable time DIR to An or Bn	Waveform 5 Waveform 6	3	27 19	ns	
t _{PHZ}	Output Disable time DIR to A _n or B _n	Waveform 5 Waveform 6	1 2	14 15	ns	


AC SETUP REQUIREMENTS

SYMBOL	Setup time, High or Low An or Bn to CPAB or CPBA Hold time, High or Low An or Bn to CPAB or CPBA Pulse width, High or Low CPAB or CPBA	TEST CONDITION	LIMITS T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
			Min	Max	
t _s (H) t _s (L)	Setup time, High or Low An or Bn to CPAB or CPBA	Waveform 4	10		ns
է _ր (H) է _ր (L)	Hold time, High or Low An or Bn to CPAB or CPBA	Waveform 4	0		ns
t _w (H) t _w (L)		Waveform 1	12.5 12.5		ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



Test Circuit For 3-State and Open Collector Outputs

SWITCH POSITION


TEST	SWITCH
t _{PLZ'} t _{PZL}	closed
Open Collector	closed
All other	open

DEFINITIONS

R_i = Load resistor; see AC CHARACTERISTICS for value.

CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



V_M = 1.3V Input Puise Definition

FAMILY Amplitude Rep. Rate t _W	EQUIRI	EMENT	S		
	Ampiltude	Rep. Rate	t _W	t _{TLH}	t _{THL}
74ALS	3.5V	1MHz	500ns	2.0ns	2.0ns

74ALS651, 74ALS651-1 74ALS652, 74ALS652-1 Transceivers/Registers

74ALS651/651-1 Octal Transceiver/Register, Inverting (3-state)
74ALS652/652-1 Octal Transceiver/Register, Non-Inverting (3-state)
Preliminary Specification

FEATURES

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths
- · 3-state outputs
- The -1 version sinks 48mA I_{OL} within the ±5% V_{CC} range

DESCRIPTION

The 74ALS651 and 74ALS652 Transceivers/ Registers consist of bus transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or the internal registers. Data on the A or B bus will clocked into the registers as the appropriate clock pingoes High. Output Enable (OEAB, OEBA) and Select (SAB, SBA) pins are provided for bus management. The 74ALS651-1 and 74ALS652-1 will sink 48mA if the V_{CC} is limited to 5.0V±0.25V.

TYPE	TYPICAL F	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS651/651-1	50MHz	48mA
74ALS652/652-1	50MHz	50mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
24-Pin Plastic Dip	74ALS651N,74ALS651-1N,74ALS652N,74ALS652-1N
24-Pin Plastic SOL	74ALS651D,74ALS651-1D,74ALS652D,74ALS652-1D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74ALS(U.L.) HIGH/LOW	HIGH/LOW
A ₀ - A ₇	A inputs	1.0/2.0	20μΑ/0.2mA
B ₀ - B ₇	B inputs	1.0/2.0	20µA/0,2mA
CPAB	A-to-B clock input	1.0/2.0	20µA/0.2mA
CPBA	B-to-A clock input	1.0/2.0	20μΑ/0.2mA
SAB	A-to-B select input	1.0/2.0	20μΑ/0.2mA
SBA	B-to-A select input	1.0/2.0	20μA/0.2mA
OEAB	A-to-B output enable input	1.0/2.0	20µA/0.2mA
OEBA	B-to-A output enable input	1.0/2.0	20µA/0.2mA
A _n , B _n	Outputs	750/240	15mA/24mA
A _n , B _n	Outputs (-1 version)	750/480	15mA/48mA


NOTE:

One (1.0) ALS Unit Load is defined as: 20µA in the High state and 0.1mA in the Low state,


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)




October 12, 1988

5-192


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)




The following examples demonstrate the four fundamental bus-management functions that The select pins determine whether data is can be performed with the 'ALS651/'ALS651-1

and 'ALS652/'ALS652-1.

stored or transferred through the device in

real time.

The output enable pins determine the direction of the data flow.



Transceivers/Registers


74ALS651, 74ALS651-1, 74ALS652, 74ALS652-1

FUNCTION TABLE

INPUTS				DATA	1/0	OPERATING	G MODE	
OEAB	OEBA	CPAB CPBA	SAB	SBA	An	Bn	'ALS651/'ALS651-1	'ALS652/ALS652-1
L L	H	HorlHorl 7 ↑	X	X	Input	Input	Isolation Store A and B data	Isolation Store A and B data
Х	H	1 HorL	X	X	Input	Unspecified output *	Store A, Hold B Store A in both registers	Store A, Hold B Store A in both registers
L L	X L	HorL 1	X	X	Unspecified output *	Input	Hold A, Store B Store B in both registers	Hold A, Store B Store B in both registers
ال ال	L L	X X X HorL	X	L H	Output	Input	Real time B data to A bus Stored B data to A bus	Real time B data to A bus Stored B data to A bus
H	Н	X X Horl X	H	X	Input	Output	Real time A data to B bus Stored A data to B bus	Real time A data to B bus Store A data to B bus
н	L	HorLHorL	Н	н	Output	Output	Stored A data to B bus Stored B data to A bus	Stored A data to B bus Stored B data to A bus

H= High voltage level

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	٧
VIN	Input voltage	-0.5 to +7.0	V
LIN	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
OUT	Current applied to output in Low output state (All versions)	48	mA
lout	Current applied to output in Low output state (-1 version)	96	mA
TA	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	°C

L= Low voltage level

^{*=} The data output function may be enabled or disabled by various signals at the OEBA and OEAB inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

^{1 =}Low-to-High clock transition X=Don't care

^{**} If Select control = L, then clocks can occur simultaneously. If Select control = H, the clocks must be staggered in order to load both

Transceivers/Registers

74ALS651, 74ALS651-1, 74ALS652, 74ALS652-1

RECOMMENDED OPERATING CONDITIONS

SYMBOL		_				
S I MIDOL	PARAMETE	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage		4.5	5.0	5.5	٧
V _H	High-level input voltage	2.0			٧	
V _{IL}	Low-level input voltage			0.8	V	
I _{IK}	Input clamp current	Input clamp current				mA
Гон	High-level output current				-15	mA.
los	Low-level output current	All versions			24	mA
•	· .	~1 version			48 ¹	mA
TA	Operating free-air temperature range		0		70	°C

^{1.} The 48 mA limit applies only under the condition of $V_{\rm CC}$ =5.0V±5%.

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER				TEST CONDITIONS ¹			LIMITS		
STMBOL				18				Typ ²	Max	UNIT
				V _{CC} ± 10%		1 _{OH} = -0.4mA				٧
V _{OH}	High-level outpu	High-level output voltage		V _{CC} = MIN	V _{IL} = MAX V _{IH} = MIN	I _{OH} = -3mA	2.4	3.2		٧
					"	(_{OH} = -15mA	2.0			٧
			All	V _{CC} = MIN	V - MAY	I _{OL} = 12mA		0.25	0.4	٧
VOL	Low-level output	t voltage	versions		V. = MIN OL = 24111A			0.35	0.5	٧
				V _{CC} = 4.75V		I _{OL} = 48mA		0.35	0.5	٧
V _{IK}	Input clamp voit	age		V _{CC} = MIN, 1, =	V _{CC} = MIN, I ₁ = I _{IK}			-0.73	-1.2	٧
1,	maximum		Control inputs	V _{CC} = MAX, V _I	V _{CC} = MAX, V ₁ = 7.0V				0.1	mA
'1			A or B ports	V _{CC} = MAX, V _I	≈ 5.5V				0.1	mA
1 _{8H}	High-level input	current ³		V _{CC} = MAX, V _I	= 2.7V				20	μΑ
14	Low-level input	current ³		V _{CC} = MAX, V _I	= 0.4V				-0.2	mA
10	Short-circuit out	put curre	nt ⁴	V _{CC} = MAX,V _O	= 2.25V		-30		-112	mA
			Iсан					42	68	mA
		ALS						52	82	mA
l _{cc}	Supply current	'ALS651-	locz	V _{CC} = MAX				52	82	mA
	(total)		Iссн	1				47	76	mA
		'ALS6	52]				55	88	mA
		A2000]				55	88	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5$ V, $T_a = 25$ °C.

3. For I/O ports, the parameters I_{pq} and I_{lg} include the off-state current.

4. The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, I_{CS} .

AC ELECTRICAL CHARACTERISTICS for 'ALS651/ALS651-1

SYMBOL	PARAMETER	PARAMETER TEST CONDITION		LIMITS $T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50\text{pF}$ $R_{L} = 500\Omega$				
			Min	Max				
f _{MAX}	Maximum clock frequency	Waveform 1	40		MHz			
t PLH PHL	Propagation delay CPBA or CPAB to B _n or A _n	Waveform 1	10 5	32 17	ns			
t _{PLH}	Propagation delay An to Bn or Bn to An	Waveform 3, 4	4 2	18 10	(i) S			
t _{PLH} t _{PHL}	Propagation delay SBA to A _n or SAB to B _n (A or B Low)	Waveform 3, 4	13 7	38 21	ns			
^t PLH ^t PHL	Propagation delay SBA to A _n or SAB to B _n (A or B High)	Waveform 3, 4	8 7	25 21	ns			
^t PZH ^t PZL	Output Enable time OEBA to An	Waveform 8 Waveform 9	5 5	20 18	ns			
t _{PHZ} t _{PLZ}	Output Disable time OEBA to An	Waveform 8 Waveform 9	2 3	9 12	пв			
t _{PZH} t _{PZL}	Output Enable time OEAB to B _n	Waveform 8 Waveform 9	7 7	22 21	ns			
^t PHZ ^t PLZ	Output Disable time OEAB to B _n	Waveform 8 Waveform 9	2 2	12 14	ns			

AC ELECTRICAL CHARACTERISTICS for 'ALS652/'ALS652-1


SYMBOL	PARAMETER	TEST CONDITION	LIA T _A = 0°C V _{CC} = 1 C _L =	UNIT	
			Min	Mex	
f _{MAX}	Maximum clock frequency	Waveform 1	40		MHż
^t PLH PHL	Propagation delay CPBA or CPAB to B _n or A _n	Waveform 1	10 5	30 17	ns
t _{PLH}	Propagation delay A, to B, or B, to A,	Waveform 3, 4	5 3	18 12	ns
t _{PLH}	Propagation delay SBA to An or SAB to Bn (A or B Low)	Waveform 3, 4	15 6	35 20	ns
PLH PHL	Propagation delay SBA to An or SAB to Bn (A or B High)	Waveform 3, 4	8 5	25 20	ns
t _{PZH}	Output Enable time OEBA to An	Waveform 8 Waveform 9	3 5	17 18	ns
t _{PHZ}	Output Disable time OEBA to An	Waveform 8 Waveform 9	1 2	10 16	ns
t _{PZH}	Output Enable time OEAB to B _n	Waveform 8 Waveform 9	8 6	22 18	ns
t _{PHZ} t _{PLZ}	Output Disable time OEAB to B _n	Waveform 8 Waveform 9	1 2	10 16	Ŋs

AC SETUP REQUIREMENTS


SYMBOL	PARAMETER	TEST CONDITION	T _A = 0°C V _{CC} = 5	MITS to +70°C V ±10% 50pF 500Ω	UNIT
11		<u> </u>	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low An or Bn to CPAB or CPBA	Waveform 5	10 10		ns
ኒ (H) ኒ (L)	Hold time, High or Low A _D or B _D to CPAB or CPBA	Waveform 5	0		ns
t _s (H) t _s (L)	Setup time, High or Low 1 OEBA to OEAB or OEAB to OEBA	Waveform 6, 7	10 10		ns
ኒ (H) ኒ (L)	Hold time, High or Low OEBA to OEAB or OEAB to OEBA	Waveform 6, 7	0		กร
(,(H) (,(L)	Pulse width, High or Low CPAB or CPBA	Waveform 1	12.5 12.5		ns .

Note: 1. Setup time is to protect against current surge caused by enabling 16 outputs (24mA per output) simultaneously.

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



Test Circuit For 3-State and Open Collector Outputs

SWITCH POSITION


TEST	SWITCH
t _{PLZ} , t _{PZL}	closed
Open Collector	closed
All other	open

DEFINITIONS

 $R_L = Load$ resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



V_M ≈ 1.3V Input Puise Definition

FAMILY	INPUT PULSE REQUIREMENTS											
- AMIL	Amplitude	Rep. Rate	1 _W	tw tren t								
74ALS	3.5V	1MHz	500ns	2.0ns	2.0ns							

Section 6 ALS Application Note

	INDEX							
1203	Test Fixtures for High-Speed Logic	6-3						

•		
		j
•		- 1
		ł
		ł
		- 1
		1
		1
		1
		-

Application Note

INTRODUCTION


The Signetics Standard Products Division (SPD) operates a Characterization Laboratory In Orem, Utah. This Lab maintains the capability of testing the 11 logic product families the Division supports. These include: AuTTL-74XXX, Schottky-74SXXX, Low-Power Schottky-74LSXXX, FAST-74FXXX, ALS-74ALSXXX, High-Speed CMOS-74HCXXX, High-Speed CMOS-74HCXXX, Advanced CMOS/TTL (ACL)-74ACT11XXX, Advanced CMOS (ACL)-74AC11XXX, and both 10K and-100K ECL.

Due to the great diversity of product families and the different testing requirements and complexity of the product types of each family, Signetics SPD Characterization has designed and built a bench test AC fixture that is specifically designed to address to only the High-speed logic families. It has the advantages of being very versatile, has high bandwidth capability (\geq 750MHz), is 50 Ω system compatible, and is manually programmable for the input static voltages. This provides the ability to have one fixture that addresses many product types across families. The extent of this versatility is explained in the following Application Note. The families that this fixture is intended to support are: FAST, ALS, ACL, 10K ECL, and 100K ECL (Note: This fixture is compatible with any 509 Ω pulldown load.)

THEORY OF OPERATION

There are several key points in testing the faster edge-rate logic families. They are:

- Very good bypassing and decoupling (they are different).
- Large ground and V_{CC} planes
- Low-impedance signal lines (i.e., 50Ω)
- Signal lines that are uniform in impedance over frequency
- Signal lines must have high bandwidth (> 500MHz)
- Low-inductance paths for the DUT leads, including V_{CC} and GND
- Output AC load close to the DUT



- Measurement point close to the DUT
- Avoidance of ground loops (especially on inputs at DC levels)

Additional items of concern to the test engineer and the manager are:

- Versatility and/or ease of use (there are trade-offs)
- Cost
- The number of fixtures needed to support products

Each of these concerns have merit and must be understood by the user of these logic families if valid and correlatable results are to be found.


V_{CC} and GND


The secret in V_{CC} and GND use in fixturing is to do the things that reduce the noise that can: 1) get to your part, and 2) come from your part. This is done by reducing the noise of the V_{CC} as it arrives to the fixture, by judicious application of frequency dependant bypassing at the DUT V_{CC} pin to GND and reducing inductance from the V_{CC} and GND pins of the DUT to the point where good contact of the bypassing and V_{CC} and GND planes occur. All of these are techniques used in good RF and microwave board design. By reducing parasitic inductances and

cleaning up any sources of noise, good signal integrity is better maintained.

These points are evident in the fixture Signetics has designed. Part of the noise reduction of the power supply as it arrives is done by bypassing the power supply at its terminals. The power is then brought to the fixture via banana cables, (as short as posaible), to lacks on the chassis of the fixture. An 18 gauge wire, attached to the jack, is wrapped through a 34 inch ferrite core 8 to 12 times for decoupling of any spikes. (Details of the cores used are included in the parts list.) This acts as a Low-pass filter. The wire is then soldered to the bottom of the PC board onto the large V_{CC} plane that narrows to the Voc. bus running between the pins of the DUT. See Figures 1 and 2 for detail.

Triangle-shaped, the V_{CC} plane provides a Low inductive path for the V_{CC} to the DUT pin. See Figure 2 for the board layouts. The V_{CC} bus from this plane travels down between the DUT pins to that connection. This is so connection to the V_{CC} bus is easy and very short. The DUT may have V_{CC} focated on any pin with this configuration. The pin is connected to the V_{CC} bus by soldering small copper braid or similar Low-inductance wire capable of carrying the current for the device, see Figure 3.





6-5

December 1988

On the opposite side of the top layer of the board is a triangle-shaped ground plane. Ground planes are also located on the bottom layer of the board in the same places as the $V_{\rm CC}$ and ground planes of the top layer. Since this fixture is laid out for 50Ω stripline, layers 2 and 3 are almost total ground plane, with holes in them for feed-throughs and components. Also found between the signal lines, on the top and bottom layers, are ground plane "fingers" that are connected to all 4 layers by plated-through holes. This provides good separation of the signal lines resulting in lewer crosstalk.

The bottom layer ground plane consists of two triangle-shaped planes connected by a bus strip that runs between the DUT pins. This was done for 3 reasons: First, this allows connection of any ground pin of the DUT to the ground, regardless of location; like the V_{CC} connection on the top layer. Second, it allows the connection of the bypass capacitors from the V_{CC} pin to the ground with the shortest possible lead length. Characterization uses typically 2 or 3 ceramic chip capacitors and 1 or 2 dipped tantalum capacitors (35V) to bypass the V_{CC} pin. It is important to keep the dipped tantalum capacitor's leads as short as possible to reduce series inductance. The recommended values of capacitors are: 100pf, $.01\mu f$, $.1\mu f$, and $10\mu f$. We have found at times, the need to adjust these values depending upon the product type and Its performance. Some noise sensitive circuits need more bypassing in the lower and extreme higher values of capacitance. And third, the connection of the two planes eliminates possible ground loops and the feedthroughs create a ground mesh and give an excellent ground plane for the circuit. Figure 3 illustrates the bypass connections.

BYPASS AND DECOUPLING

It is important to understand the difference between decoupling, as with the ferrite core,

and bypassing, as with capacitors. Decoupling occurs as or high-frequency signals are removed by saturation of the ferrite core. This prevents "noise" that may be on the $V_{\rm CC}$ power supply from getting on the $V_{\rm CC}$ plane. The action of the bypassing capacitors is to: 1) "pass" any non-DC signals that occur on the $V_{\rm CC}$ (due to the part's operation) to ground, and 2) be able to provide the "instantaneous" current demands of the part as it switches.

The various values of capacitors are intended to provide a Low-impedance path at all operating frequencies. Since real-world capacitors have resonance points at a given frequency, depending upon their value and type of capacitor (and actually turn inductive above the resonance point), using different values that have different resonance points allows an across-frequency Low-impedance path for V_{CC} notes.

An important point in the use of bypess capacitors is the minimization of lead length. Lead length represents inductance; inductance in series with the capacitance. If it is too much, it can cause resonance and oscillation problems with the part and/or power supplies and nullify the benefit of the capacitors. It also plays a major part in inhibiting the effect of the "instantaneous" current response needed by the part from the bypass capacitors. It actually can cause the ground of the device to track the change in current to the degree of the lead inductance. The lower the inductance, the lower the "ground bounce" effect. Hence, short or no lead lengths on capacitors are needed to help prevent the effects of ground bounce.

SIGNAL LINES

A signal line is defined as a line that carries the input stimulus, either DC or AC, or output response, to or from the device. Since these signals are measured and determine the data which characterizes the part, it is critical that they are of the highest integrity and represent, as far as physically possible, the action of the part; not the nuances of the fixture. To achieve this, the line must not be able to change the signal over the measureable frequencies of the device, nor affect the delay of the part.


The fixture as designed, has 50Ω signal lines determined by a stripline layout method. The 50Ω value was selected for several reasons: 1) the 50Ω value matches impedance with the pulse generators that are used as input stimulus. 2) The output loads specified for this fixture are either a 500Ω pulldown or a 50Ω pulldown (ECL), in parallel with a capacitive load. This allows the 50Ω signal line to be terminated into this load for either a 10:1 or a 1:1 match. 3) A Low-impedance line will have better characteristics with regards to crosstalk and resisting external noise.


There are two types of signal lines on this fixture: input and output; both of which are 50Ω transmission lines. The input line is on the top side of the board and is always terminated in 50Ω . It is connected to the DUT via a .3" jumper, Jumper #1 for input. When this jumper is installed, the DUT pin is available only as an input. To allow this line to be used as an output, a .1" jumper, Jumper #1 for output, is used instead of the .3" jumper. This connects the DUT pin to the AC load when the DUP pin is an output. See Figure 5.


The output signal line can be dedicated two different ways. The first method, used for ECL, is to leave shorted the 50 Ω trace and have it run directly into the SMB connector into the 50 Ω sampling system. The second method is to cut the trace at the DUT pin and solder the 450 Ω chip resistor, R1, across the cut. This, combined with the 50 Ω scope, then appears to the part as either a 500 Ω probe for the input signal or the 500 Ω output AC load for the output signal.

The signal times are equal length and therefore do not introduce any extraneous delay from pin to pin. We also characterized the impedance of the lines over frequency to ensure minimal distortion over the frequency range and any effective change in propagation delay caused by the relationship of inductance and group delay. Figure 4 illustrates the frequency response of the signal lines in impedance

This is considered to be high bandwith and encompasses the frequency range exhibited by ALS, ACL, ELC, and FAST logic families.







LOADING

The explanation of the two types of AC loads that may be used will be covered in two parts. First the ALS, ACL, and FAST implementation will be discussed, then the ECL implementation.

ALS. ACL, and FAST implementation

The FAST, ALS, and ACL product families AC load is specified as a 50pF capacitor and a 500Ω resistor in parallel. This load has the advantage of being adaptable to both a High-impedance (A.T.E.) or a Low-impedance (bench) measurement environment. The Signetics fixture uses a Low-impedance environment primarily for two reasons. The first reason is that experience of the last 5 years has told us that High-impedance probes represent a reliability concern and can introduce

hard to detect errors into the waveform. The second reason being that most suppliers of these technologies provide data based upon the Low-impedance approach and most large users of these products do so as well. This also allows the fixture to be used for ECL testing since that product uses a totally 50Ω environment. Figure 5 illustrates how this test fixture implements the $50\text{pF}/500\Omega$ load schematically.

The fixture was laid out to present the load as close as possible to the device, and yet allow for flexibility in deciding if a certain pin is an output or an input. This distance is critical due to its inductive effect upon ground bounce phenomena. It is acknowledged here that a fixture dedicated to a single device type without jumpers, and therefore placing the

load virtually on the pin of the device, would show the ground bounce phenomena for simultaneous switching to be less than that of this fixture. However, this fixture can be so dedicated by not using the pads as provided, but rather by using the ground bus, like the bypass capacitors used. The flexibility of this fixture substantially reduces the cost of fixturing for these families. Studies on simultaneous switching with this fixture have shown dramatically favorable results to previous fixtures. Those studies continue. For work other than that of simultaneous switching, there will be no appreciable difference with a dedicated fixture.


As illustrated in Figure 5, the load is shared with the 50Ω input of the measurement system; a 50Ω sampling oscilloscope. The 450Ω resistor: R1, is soldered to the socket pin of the device and is in series with the 50Ω input of the scope. Figure 6 illustrates this on the board layout of one input/output pin. This allows virtually a probe tip on the device pin. The load capacitor: C1, is a 33pF ceramic chip capacitor. This is added to the measured value of 17pF of board capacitance, achieving the 50pF value specified for the load. The distance from the pin to the capacitor is .5 inches and is adequate for the testing of these product families.


For testing 3-State parameters, the 500Ω resistor: R2, is connected to it's pullup supply. V_t via a .3" jumper: Jumper #2. The V_t supply is bussed to each pin and may or may not be connected with that jumper. See Figures 5 and 6.

ECL Implementation

When testing ECL product, the 450Ω resistor: R1, is not used, Rather, this point is left shorted together in the construction process. Also for ECL, the load chip capacitor: C1, the tri-state pull-up resistor: R2, the 50Ω terminator: R3, and the "output only" jumper: Jumper #1, are not used. The input signal travels down the input path, is jumpered using the "input only" (Jumper #1), goes to the device, travels out the output path (left shorted, no R1), and proceeds to the scope. When the signal is an output, the "input only" jumper: Jumper #1, is removed and a 50Ω terminator is connected to the SMB connector as the load or the 50Ω input of the scope. See Figure 7.

AN203





INPUT STIMULUS AND MEASUREMENT

When the input is not used for a signal input, the line may be switched to one of three voltage sources: Vs 1 through Vs 3, by the use of a DIP switch on each pin. It may also be left open and then the 50Ω pulldown resistor: R1, pulls the line to ground and can be used as a hard low level. See Figure 5. These voltage levels are brought in from external supplies through banana connectors like Voc. This scheme eliminates excessive cabling to each input to provide the static input levels and thereby reduces parasitic inductances and cross-talk. Each of the 3 busses and the V, bus all have places for bypass capacitors in the event of noise on the static levels. Figure 8 illustrates the DIP switch and SMB connectors and how they control the input stimulus and output measurement.

As stated previously, the measurements are made with 50Ω sampling systems. The connections to these systems are made via SMB connectors. This was chosen since it is compatible with SMC; it is push-on, it is small for easy configuration, and it is capable of high bandwidth operation. Figure 8 illustrates where the connections are made, where the pulse generators connect to the input and an SMB connector. Since the 450Ω resistor: R1, is soldered directly to the pin of the device, the actual probe tip is at that point. See Figure 6. This has the advantage of eliminating any distance from the device to the probe tip, thus guaranteeing accurate results.

VERSATILITY AND COST

At some point, there is a choice between the most technically attractive options and the cost of options. This fixture has been primarily designed to optimize the cost effectiveness of test fixturing yet yielding a technically sound tool. To do this, a compromise has been made between the ease of use and the procestific.

In the construction of the fixture, a choice is made as to where the V_{CC} and GND pins are to be located. This then dedicates this particular fixture to part types with this V_{CC} and GND configurations. This is also done with a

dedicated fixture. However, on a dedicated fixture, the pins are individually constructed to be either an input or an output, and in so doing, the fixture is usable for 1-to-4 devices. The Signetics fixture, once dedicated to a particular VCC and GND configuration, is built up to have both input and output components on all signal pins. The selection of which pin is an output or an input is made by inserting the appropriate jumper, See Figures 5 and 6. The same applies in doing tri-state testing. The tradeoff here is that it would probably take less time to setup the dedicated fixture than the Signetics fixture. To help compensate for that tradeoff, we have the three Vs supplies that may be switched into any pin to provide input static levels and eliminate the need to bus input High or Low levels by external cabling. For the user that means the only connections being made to the fixture

- the V_{CC} (banana jack)
- the GND (banana jack): this is the common ground of all input supplies.
- the V_S 1, V_S 2, and V_S 3 supplies (banana jack): these may be any voltage and are switchable. Signetics connects programmable supplies to these connectors.
- the V_t supply (banana jack): this is the 3-State pullup voltage and is permanently connected to the bus to each pin. It is selectable by Jumper #2, see Figures 5 and 6. For FAST and ALS products this is 7V. For ACL products this is V_{CC} × 2 and it is not used for ECL applications.
- Input Stimulus (inside SMB connector:
 this is found on every input/output pin.
 More than one pin may be used in this
 manner. CAUTION: When using this
 connector as an input stimulus, make
 sure V_{S-1}, V_{S-2}, V_{S-3} are
 disconnected. This will short the power
 supplies to the generator if they are not
 disconnected.
- Output Measurement or Scope
 Connection (outside SMB connector: this
 is also found on every input/output pin.


More than one pin may be used in this manner. Remember, if this pin is not connected to a scope and is an output, a 50Ω resistor must be connected here to ground to complete the 50Ω resistive load. Signetics has constructed 50Ω load by soldering a high-quality (High-frequency) 50Ω resistor inside a female SMB cable connector. See Figure 9.


CAUTION: V_{S-1} , V_{S-2} , and V_{S-3} are all on the same DIP switch. Since they connect to the same bus per pin, ONLY ONE SUPPLY MAY BE CONNECTED AT ONE TIME, Otherwise, this will result in a short between power supplies connected.

With these 6 connections, the fixture is capable of testing the product lines as mentioned.

The cost of this fixture ranges from 550 per fixture, dedicated to a 20-pin device in quantities of 1 – 10, to as low as 385 per fixture of the same type in quantities over 100. This is not substantially higher than the cost of a dedicated fixture; which is estimated at 200 – 500. The factor to consider would be the quantity of fixtures for the number of products to be tested. To have a dedicated fixture for every 2 – 3 product types versus a "universal" test fixture for 20 – 30 product types is worth considering from a cost standpoint.

Included in Appendix 1 is the parts list for this fixture and the supplies used by Signetics. This in no way constitutes Signetics endorsements of these suppliers and the customer may select their own supplier if they so desire. This fixture is offerd to the public to duplicate and use within their own environments. Signetics will not provide any materials but will allow the manufacturers of the board and materials to build and/or supply for any requesting party. Pricing and availability are left to the vendors and Signetics has no control over those issues. The intent is to provide something for users of high-speed logic that has been proven and tested in a true high-speed use, and provide a characterization of these products prior to their introduction to the market place.





6-10

5. APPENDIX I - Component and Vendor List

The following prices are quoted for a 30 piece build of a 24 pin test fixture and are not binding in any way.

1. Printed circuit mother board.

SO and SOL Requirement:

-#SD8512.28

DIP

-#SD8512.31

1 per part configuration

Supplier:

Prototype and Production Circuits 8040 S. 1444 W. West Jordan, UT 84084

(801) 586-5431

2. SO and SOL sockets.

#_PINS PART_# 001-014 14 001-016 16 001-116 16L 001-120 20 001-124 24 001-128 28

SOIC through hole socket Requirement:

1 per board

Supplier:

Surface Mount Devices, Inc.

PO Box 16818 Stamford, CT. 06903 (203) 322-8290

3. L\$G-1AG14-1 Socket Terminal Pins.

For DIP boards - number of pins equal to the part pin count times by (7) seven. $24 \times 7 = 160 \times .20 =$

For SO and SOL boards - number of pins equal to the part pins count times by (5) five. $24 \times 5 = 120 \times .20 =$

4. Shorting Blocks (Jumpers).

.3 inch 8136-475G1

Requirement: 1 per pin

cost per part × 24 =

.1 inch 8136-651P2

Requirement: 1 per pin

cost per part × 24 =

Supplier: Augat

5. Chip Resistors.

Supplier:

50Ω 1% CRCW 1210

Requirement: 1 per pin

cost per part × 24 =

450Ω 1% CRCW 1206

Requirement: 1 per pin

cost per part × 24 = 500Ω 1% CRCW 1206

Requirement: 1 per pin

cost per part × 24 =

Dale Electronics, Inc.

2300 Riverside Blvd. Norfolk, Nebraska 68701

(402) 371-0080

```
6. Chip Capacitors.
           Ceramic Part_#
                                                        Requirement
           33pf 500R15N330JP
                                                        1 per bin
                     cost per part × 24 =
           15pf 500R15N150JP4
                                                        1 per board
                     cost per part × 1 =
           .015µf 500$41W103KP4
                                                        1 per board
                     cost per part × 1 =
           1uf 500$41W104KP4
                                                        1 per board
                    cost per part × 1 =
           Supplier:
                              Johanson Dielectrics
  7. Dipped Tantalum.
           Ceramic
                                                        Requirement
           10µf 106k025NLF
                                                        1 per board
                    cost per part × 1 =
          47 µf 476K020WLG
                                                        1 per board
                    cost per part × 1 =
          Supplier:
                              Mallory
  8. Ferrite Core.
          T80-1
                                                       Requirement: 1 per board
                    cost per part × 1 =
          Supplier:
                              Amidon Associates
                              12033 Otsego Street
                             North Hollywood, CA 91607
                             (818) 760-4429
 9. Mounting Screw,
          4-40 × 1/4 Phillips pan head machine screw Requirement: 16 per board.
                    cost per part × 16 =
          Supplier:
                             Bonneville Industry Supply Co.
                             45 So. 1500 W.
                             Orem, Utah
                             (801) 225-7770
10. Bannana Plug Jack.
         H.H._Smith_Type
                             Order_#
                                         Requirement
         White 1509-101
                             28F1178
                                         6/board-color your choice
         Red 1509-102
                             35F870
                                         6/board-color your choice
         Black 1509-103
                             35F869
                                         6/board-color your choice
         Green 1509-104
                             28F1179
                                         6/board-color your choice
         Blue 1509-105
                             28F1180
                                         6/board-color your choice
         Yellow 1509-107
                            28F1182
                                         6/board-color your choice
                   cost per part × 6 =
         Supplier:
                            Newark Electronics
11. Switch.
         76P$B04 4-bit side actuated piano-dip
                                                      Requirement: 1 per pin
                   cost per part × 24 =
         Supplier:
                            Grayhill Co.
```

December 1988

12. Connectors - Snap-on SMB.

Supplier:

51-051-0000-220 - Straight jack receptacle

cost per part × 48 ≈

Sealectro

Requirement: 2 per pin

AN203

Test Fixtures for High-Speed Logic

13. Mounting frame.

Signetic's number CB-1.0

Requirement: 1 per test fixture

Supplier

Electronic Chassis Corp. 468 North 1200 West Lindon, Utah 84062 (801) 785-9113

14. Hookup wire.

No. 18/20 gauge Teffon coated — about 24 inches per test fixture.

The following components may be needed in use of the test fixtures but are not part of the test fixtures.

61-001-0000-89

51-007-0000 51-083-0000-222 51-085-0000 51-072-0000 51-073-0000 51-001-0020 61-002-0000-89 Supplier: 50Ω terminator plug

Straight Cable Clamp Type
"T" adaptor J-J
Adaptor J-J
Adaptor P-P
Shorting plug
50\Omega terminator jack
Sealectro Corp
(415) 985-1212

As required or hand built with 50Ω resistor and 51-007-0000

As required

AN203

6. APPENDIX II-Construction Hints

A suggested order of assembly is as follows:

- 1. Cut traces for 450 Ω resistor. (Not needed for ECL)
- 2. Install SMB Connectors. Elevate base from board .05".
- 3. Install DIP Switches. Note: Numbers on switches may not correlate to Vs supply numbers.
- 4. Install Augat socket pin.
- 5. Install load/termination resistors and capacitors.
- 6. Strap V_{CC} and GND pins to appropriate bus strips.
- 7. Install bypass capacitors.
- 8. Clean flux off of board and components.
- 9. Check for lead to frame shorts on PLCC board. (Not discussed in App Note.)
- 10. Install banana jacks on frame.
- 11. Attach board to frame with 1/4 Phillips pan head machine screws.
- 12. Wrap wire 8-12 times around ferrite core. Leave enough wire to connect to frame and board. See Figure 1.
- 13. Connect V_{CC}, GND, and voltage supplies from banana jacks to board.
- 14. Remove all remaining flux. Keep "flux-off" from banana jacks.

Hints on construction:

- A .05" shim that fits under the SMB connector base helps elevate it during construction.
- Mount the SMB connector with flat side out rather that point side out. See Figure 8.
- Solder Augat socket pins in with a part inserted to hold the pins steady.
- "Plano DIP" switches have the numbers reversed from the Board notation. Taping a new number on the board designations will help match the switches.
- Hint for solder chip components: apply a small amount of solder on one elde of the pads on the board.
- Keep DIP switches and SMB connectors spaced as far away from each other as the holes will permit, ie., push the SMBs in and the DIP switches out.

	•	
		•

Section 8 Package Outlines

INDEX

ackage Outlines for Plastic Packages .			 ٠.			•	٠.	 	•	٠	٠.		•	٠.		٠.	•	•
Package Outlines for Hermetic CERDIP		 -		,					*	٠	٠.	*	٠		٠	٠.		

			•		
		•			
				•	

INTRODUCTION

Economic survival is driving the electronics industry to use cheaper, faster, more reliable and more dense systems and components. Assembly technologies, such as SMD (Surface Mounted Device) technology, developed and used in hybrids and for military electronics for over two decades, is being adapted to commercial electronics as part of this evolution. With SMD technology, components are soldered directly to a metalized footprint on the surface of the board or substrate rather than being inserted through holes drilled in the board and then soldered. Because of this evolution, package styles specially designed to facilitate surface mounting are now in high demand.

The reasons for the change to SMD technology vary from one customer to another; but the primary motivator is higher profits through lower manufacturing and material costs, an improved product, or both.

Improved Electrical Performance

Because SMD packages are much smaller than their DIP counterparts, they have much less capacitance and inductance, and provide improved AC performance, especially in high-speed environments. They help to minimize problems associated with ground bounce and multiple output switching found with standard DIP packages. The SO package is especially suitable for high-speed families such as FAST and High-Speed CMOS where package inductance can induce or compound problems not normally found in slower technologies.

Ease Of Automation

SMD pick-and-place machines offer higher yields, faster cycle rates (3 – 10x faster), and much higher throughput volumes than automatic insertion machines for DIP packages.

Greatly Increased Densities

Greatly increased densities can be achieved through surface mounting. The packages themselves are much smaller (as much as 70%) and can be placed much closer together. Furthermore, both sides of the board can be used with SMDs.

Reduced Board Costs

The number of layers, total size of the board, and the number of plated through holes can be reduced, thus lowering the total cost of the board (many companies claim savings of 30 to 50%).

Easier Board Rework

In those instances where rework is necessary, it is much faster and cheaper with SMDs.

Improved Reliability

Not only are the components proving to be at least as reliable as their DIP counterparts, surface mounted assemblies show fewer failures in stress tests than equivalent through hole assemblies.

Lower Shipping, Storage And Handling Costs

SMD components are up to 70% smaller and weigh up to 90% less than DIPs (up to 95% savings in storage area for Tape & Reel SMD components vs DIPs and up to 90% savings in component weight). Surface mount assemblies offer additional savings in both weight and space, both of which can be linked to increased profits.

SMD packages for integrated circuits fall into two categories: Swiss Outline, also known as Small Outline (SO), and the Plastic Leaded Chip Carrier (PLCC).

SO PACKAGE

The SO package was developed by N.V. Philips Corp, originally for the Swiss watch industry. In the mid 1970s Signetics introduced linear ICs in SO packages to the US market (hybrid and telecommunications). As demand grew, other technologies such as FAST, Low Power Schottky, Schottky, TTL, CMOS, High-Speed CMOS (HC and HCT).

ECL, ROMs, RAMs, PROMs, were made available in SO packages.

The SO is a dual-in-line plastic package with leads spaced 0.050" apart and bent down and out in a Gull-Wing format. It comes in two widths: 0.150" SO, and 0.300" SOL (SO-Large) depending on the pin count.

As ICs became more complex and the number of pins grew, the standard dual-in-line packages grew longer and wider, presenting new electrical and mechanical problems. Some of these were resolved with the introduction of the ceramic leadless chip carrier (LCC). These were square, ceramic packages without leads which can be socketed or soldered directly to a substrate if the thermal coefficient of expansion of the chip carrier and the substrate are to be matched.

In 1980, the Plastic Leaded Chip Carrier (PLCC) was introduced as a cheaper alternative to the LCC. However, this was at the same time that SMD was winning acceptance in commercial electronics and the PLCC was seen as an ideal SMD package for the higher pin count devices (those with more than 28 leads). The PLCC is a square, plastic package with leads on four sides, spaced down and under in a J-Bend configuration. It is available in the higher pin counts: 20, 28, 44, 52, 68, 84 with even higher pin counts under development.

The smallest square PLCC is the 20-pin package. There are many reasons for this; the primary one is that below 20 pins, the package would be as thick as it is square,

Table 1

PIN COUNT	so	SOL	PLCC
8	х		
14	х		
16	x	x	
18		×	x (rectangular)
20		x	×
24		×	
28		x	x
44			×
52			x
68			×
84			×

Table 2. Maximum thermal Resistance (θ_{JA}) Values For SMD Packages (°CC/W)

so		
30	SOL	PLCC
160		
115		
110	90	
	85	70
	75	
	70	60
		42
		39
		42
		32
	160 115	160 115 110 90 85 75

resulting in a cube-like package which would be very difficult to handle in an automated environment.

Logic and linear devices are available in SO while the more complex parts such as micro-processors, microcontrollers, complex peripherals, large memory devices, and other higher pin count integrated circuits will be found in the PLCC.

ASSEMBLY

The assembly of these SMD packages is virtually the same as for the older DIP packages using the same materials and most of the same equipment and assembly technologies.

The only differences in the process are the smaller lead frames, different lead bends (gull-wing for SO and J-Bend for the PLCC), and closer spacing resulting in a much smaller package for the same basic die.

RELIABILITY

Reliability studies of SMD components, conducted not only by Signetics and Philips, but by many of our competitors and customers, have revealed that these packages are at least as reliable as the standard plastic DIP packages that have been used over the past 20 years. In several cases, test results of the SMD packages have been better than their DIP counterparts.

THERMAL CHARACTERISTICS

Thermal characteristics of ICs have always been a major consideration to producers and users of electronics products because an increase in junction temperature (T_i) can have an adverse effect on the long term operating life of an IC. The advantages realized by

miniaturization have trade-of in terms of increased junction temperatures. Some of the variables affecting $T_{\rm j}$ are controlled by the producer of the IC, while others are controlled by the user and the environment in which the device is used.

With the increased use of SMD, thermal management remains a valid concern because not only are the packages much smaller, but the thermal energy is concentrated much more densely on the PCB. For these reasons users of SMD must be ore aware of all the variables affecting T_i.

POWER DISSIPATION

Power dissipation (P_D) varies from one device to another depending on technology and complexity. It can be obtained by multiplying VCCmax by the I_{CC} Characterized at the maximum ambient temperature expected (in the case of TTL, 70°CC).

- Junction temperature (T_J) is the temperature of a powered IC measured at the substrate diode. When the device is powered, the heat generated causes the T_J to rise above the ambient temperature (T_A).
- All standard TTL, Schottky, Low Power Schottky, and FAST being built by Signetics use copper leadframes.
- The ability of the package to conduct heat from the chip to the environment is expressed in terms of thermal resistance, normally called Theta JA (θ_{JA}). θ_{JA} is the total resistance from the junction to ambient and is often separated into two components: θ_{JC} (junction to case) and θ_{CA} (case to ambient). θ_{JA} = θ_{JC} + θ_{CA} θ_{JA} values for SMD packages are listed in Table 2.
- All measurements are in still air.
- T_{A MAX} is +70°C.
- I_{CC} characterized at nominal V_{CC} and +70°CC ambient.
- Calculate power (P) by multiplying V_{CC} nominal × I_{CC} at +70°CC.
 P = I_E
- Calculate rise in (T_J) by multiplying Power by θ_{JA} . T_J = P × θ_{JA}
- Add T_J + T_{A MAX}. If result is greater than 120°CC, then thermal mounting or some other way to reduce the T_J must be used.

Factors Affecting Thermal Resistance

In addition to possible loading and duty cycle factors in some technologies, there are several factors with affect \$\text{9}_{A}\$ of any IC package. Effective thermal management demands a sound understanding of all these variables.

Package variables include the leadframe design, leadframe material, the plastic used to encapsulate the device, and to a lesser extent, other variables such as the die size and die attach methods. While the thermal conductivity of the wire can be calculated, it is too insignificant to be considered as a factor.

Other factors that have a significant impact of the $\theta_{\rm JA}$ include the substrate upon which the package is mounted, the density of the layout, the gap between the package and substrate, the number and length of traces on the surfaces of the board, the use of thermally conductive epoxies, and any external cooling methods.

STANDARDIZATION


The SO package is an industry standard format. In June 1985, the JEDEC (Joint Electronics Engineering Council) of the EIA (Electronics Industries Association) issued a Solid State Product Outlines Standard for each of the SO formats: MS-012 AA-AC for the 0.150" body width SO and Ms-013 AA-AE for the 0.300" body width SOL. In addition to the JEDEC Standard, de facto standardization has been achieved in the industry in that most of the major US and European IC manufacturers (more than 15 companies currently) use this standard.


The PLCC is also a standardized format, with a JEDEC REgistered Outline #MO-047 AA-AH. It also is multiple sourced with over 10 US IC manufacturers using this standard.

Points worth noting: ALL SO AND SOL PACKAGES HAVE 0.050" LEAD SPACING A GULL-WING LEAD BEND, WHILE ALL PLCC PACKAGES HAVE THE SAME LEAD SPACING AND A J-BEND LEAD BEND.

TAPE AND REEL

One revolutionary phenomenon in SMD is the development of Tape and Reel for the IC packages. Philips and several other companies making automatic placement equipment recognized the need for a feed system which allows for positive indexing large volumes of components at high-speed in order to get maximum efficiency out of the new pick-andplace machines. Tubes are limited to a relatively small number of parts (dictated by tube length) and depend on gravity to feed components to the placement head. After several proposed tape formats, Philips, Signetics, many of the component and placement equipment manufacturers, and board manufacturers convened under the auspices of EIA (Electronic Industries Association) and agreed on an industry standard specification for Tape and Reel for both SO and PLCC packages. The proposed EIA specification RS 481A is being used by Signetics and





Philips, both of whom have shipped components on Tape and Reel since late 1984.

SUCCESS IN SURFACE MOUNTING BEGINS WITH THE DESIGNER

In addition to the different package configurations, surface mounting is done on a much smaller scale. Instead of the plated through holes, metalized footprints must be etched onto the substrate surface.

The designer will be using a ore refined set of rules for layout of the surface mount PC board. Because the components can be spaced closer together with small contact spacing, a narrower conductor trace width is necessary. A common signal conductor can be 0.010" to 0.012" wide and 0.015" through 0.030" is adequate for power and ground bussing. The suggested footprint contact area has a generous tolerance. For the SO I.C.,a rectangular pattern is used on 0.050" spacing. The length of the pad is 0.050" to 0.060" and the width can vary from 0.020" to 0.035". The 0.025" imes 0.050" footprint pattern will work well using the grid placement system favored by most designers. The 0.012" conductor width spaced at 0.025" provides a reasonable 0.013" air gap between traces. However, if conductor pads, it will be necessary to neck down the trace width to 0.008" and still retain an equal airgap at each side. Because neck down traces require additional time in both hand taping or CAS/photo plot generation of artmasters, some compromises may be justified. By reducing the contact pad size to $0.020^{\circ} \times 0.050^{\circ}$, it is possible to route a consistent 0.010" conductor trace width and still maintain the desired clearances. However, some PC board shops may not maintain the consistent quality necessary when using this fine line approach over the entire board. It is important to discuss limitation and premium cost penalties with your

supplier before full commitment to the 0.010", and smaller, trace widths.

Another very important consideration to be taken into account is the thermal concentration caused by miniaturization. The same die is being used in the SMD as in the DIP, thus the power dissipated is the same; however, the smaller packages are being placed much closer together, concentrating the thermal energy. The trde-offs between the increase in density and the concentration of thermal energy must be evaluated by the board manufacturer.

These factors may influence the choice of PCB material, the number of layers, and the thickness of the PCB board. New methods to transfer heat from the package to the board and then away from the board should be considered by the designer.

Other factors to be considered are the placement system, soldering method, post-assembling cleaning, inspection, test, and the availability of parts in SMD packages.

One of the first steps is to list all the devices needed and to determine which ones are available in SMD format. With the growth of popularity of SMD, the number of different functions offered by Signetics continues to grow rapidly. In addition to the SIGNETICS SMD POCKET GUIDE, there are several cross-reference lists available from design and assembly services. However, with the explosive growth of this market NONE OF THESE LISTS ARE NECESSARILY CURRENT. Please check with your local sales office because the parts availability lists are growing almost daily.

When choosing the type of footprints to use, it is very important that the designer considers the soldering method being used.


Basically there are two types of soldering in use today: flow soldering (wave, drag, or hot solder dip) an reflow soldering (vapor phase,

infrared, thermal conduction through the PCB, and hot air).


The SO package can be soldered using a flow soldering method. The devices must be attached to the PCB by means of an adhesive because the device side of the board will be facing down as it goes through the solder wave. The orientation of the part as it goes through the solder wave can play an important role in the elimination of bridges. Experiments should be conducted by the user to determine the best footprints for use in a particular soldering system. Some users feel that the narrow footprints help to reduce solder bridges. Others have been experimenting with rounded footprints to reduce bridging during wave soldering and claim to have had very good results.

Reflow soldering has been done for many years in the hybrid industry. A solder paste or solder cream is applied to the footprint prior to placement of the component. These pastes an creams contain tiny spheres of solder suspended in a carrier which contains the flux. As the substrate temperature is raised, the flux, solvents, and carriers are driven off and the solder liquifies. Various melting point pastes and creams are available. As the liquid solder migrates to the metallized footprints, the surface tension is enough to move the leaded components. For SO packages, this can be an advatage because it acts as a self-positioning mechanism. However, it can be a problem for the smaller passive components if the solder paste isn't printed on eventy. If there is an uneven amount of solder paste on one end of one of these smaller devices, the surface tension can pull stronger on one side causing a "tombstoning" effect, i.e., one end of the device is lifted straight up.

Many variations of footpring patterns are possible. The formula shown in Figure 1 is applicable for both reflow and wave solder processes. Many configurations are possible





DF00490



DF005008

Figure 3. Planning - Layout And Component Placement





and should be tried on an experimental basis before commitment to a large production run. Both time and development costs can be conserved by utilizing design and process consultants specializing in surface mount technology.

Figures 1 and 2 show some typical footprints used in reflow soldering. Note that the width of the footprint for the SO package varies from 0.025" to 0.035". Most users tend towards the narrow footprint. Further, the length to these prints should be kept as short as possible to prevent the part from swimming or sliding back and forth on the footprint while still allowing a good meniscus.

Another factor worth noting is that the footprint for PLCC should not extend too far under the package as this could promote solder bridges under the package where they can not be seen during inspection. The footprint for the PLCC should extend out further from the package than the lead itself to allow a good meniscus that will result in a strong, inspectable bond.

Careful placement of related components will allow a more effective use of a much smaller surface area. The interconnections that can be made on the substrate surface result in the elimination of feedthrough holes. Reduction of these holes and their associated pad areas further increase the density of the layout, and reduce total board cost as well. As indicated, the SO package has the same pinout on two parallel rows as found on the older DIP packages being replaced. Arranging related ICs in blocks or functional clusters with their associated discreet components can also help to maximize the use of the available surface area.

For several reasons, many users have expressed their preference for SO format through 28 pins. The SO is much smaller and lighter than the PLCC. The SOI, although a bit longer than the PLCC, still occupies about the same board space.

Further, when using several packages and connecting them together, a given number of SO and SOL packages would take much less space than the same number of PLCCs, simply because of the interconnect geography. (See Figure 3).

Besides being smaller, the SO format is dualin-line and has the same pinouts as those of a standard DIP (PLCC pinouts vary between devices as well as between manufacturers). The SO format is easier to handle and is much easier to visually inspect.

For devices over 28 pins, the PLCC is the package of choice, largely because it can hold a much larger die than the 0.300" wide SO packages.

In the early days of PCB technology when plated through holes were not possible, designers were forced to carefully plan component arrangements and connections. Using experience and ingenuity, they were able to eliminate crossovers while reducing the need for unwanted jumpers. With the advent of plated through holes and multilayer boards, the restriction to single sided boards was eliminated. Using the single sided concept the techniques used to interconnect the SMDs are as important as the footprint patterns. As noted before, the contact pads on 0.050" centers, range between 0.025" and 0.035" in width. Prior to choosing to add a feedthrough hole on the pad itself, two factors should be considered: 1) The hole diameter selected must allow for a reasonable location tolerance. A 0.010" to 0.015" diameter plated through hole in 0.062" thick FR4 material may increase the cost of your PCB. 2) Unless the feedthrough hole on the footprint area is either plugged or masked, in a reflow soldering situation, the solder will tend to migrate away from the IC contact resulting in a poor solder joint.

It is more desirable to add a separate pad for via or feedthrough requirements. To further provide for routing conductor traces while insuring an acceptable air gap, you may choose to use a 0.035" to 0.037" square pad for these feadthrough holes. The square configuration will furnish more than enough metal in the diagonal corners to compensate for the reduced annular cross section at the sides of the square. The 0.035"-0.037" square feedthrough pad can be spaced at 0.050" when necessary or on the more traditional 0.100" pad. With this spacing it is possible to route two 0.012" wide conductor traces between pads, something only possible before with costly multilayer designs using leaded through hole technology.

The feedthrough pad is then connected to the component contact area with a narrow trace. This narrow trace reduces migration of the solder paste during the reflow process. To further reduce migration of the liquid solder, application of solder mask coating over surface areas not requireing solder is recom-


mended. This coating is applied with a wet screen process or photographically as a dry film and will act as a dam to contain solder to the contract area. (See Figures 4 and 5).

When using reflow soldering, the trace width should be about half the width of the footprint pattern. As noted before the signal carrying conductors are generally 0.012" to 0.015" wide. Supply voltages are carried on wider traces. When running traces between the device leads, it will be necessary to reduce the width to about 0.008" which provides an 0.008" gap between the trace and the edge of the pads when using 0.025" pads.

Because the SMDs are so much smaller than their leaded counterparts, the scale of the layout should be considered. On larger boards with a mix of SMDs and leaded devices, a 2:1 scale may be adequate. More complex layouts can be designed at 4:1 scale with excellent results. The larger scale will make it possible to increase density while assuring accuracy. If designing with a CAD system, accuracy and density can both be increased by increasing the grid resolution. Routing conductor traces will require careful planning, it is customary to use a 90° or 45° angle (Figure 6) when traces must divert from a continuous line.

Offset stepping several 0.012" wide conductor traces on 0.025" spacing will require necking down at the point of direction change to maintain the desired air gap. The start and stop points of photopiotter aperture runs must be carefully executed to reduce the chance of overlay and shorting, if outside services are used for digitizing or photoploting, discuss your requirements for accuracy before proceeding. Some compromises may have to be made to insure quality and control costs. Preparing artmasters on mylar using precision tape products and pre-printed footprint patterns may afford more flexibility during your entry into SMD technology. Changes can be mad easily, and economical photo reduction processes will provide high quality working film. The technique used to prepare working film is a choice generally influenced by inhouse capability or services available in a region.

Dramatic changes are taking place throughout this industry. Surface mount technology is key to an efficient transition into miniaturization and automation of electronic production.



	•	
•		
		İ

Section 7 Surface Mounted ICs

PACKAGE OUTLINES FOR PLASTIC PACKAGES

The following information applies to all plastic packages unless otherwise specified on individual package outline drawings.

- Dimensions are shown in Metric units (Millimeters) and English units (Inches).
- Lead material: Copper Alloy, solder (63%Sn/37%Pb) dipped.
- 3. Body material; Plastic (Epoxy)
- Thermal resistance values are determined by temperature sensitive parameter (TSP) method. This method uses the forward voltage drop of a calibrated di-


ode to measure the change in junction temperature due to a known power application. The substrate diode of a Bipolar technology device is generally the diode used in these tests. Die size and test environment have significant effects on thermal resistance values.

PLASTIC PACKAGES OUTLINES									
Package	Number	Number Posture	Package Ordering Code Package Outline Code	Package	Thermal Resistance	THE COME	Test Conditions		
	of Leads Package			θJA/θJC (°C/W)	mile)	Test Ambient	Test Fixture		
SO ¹ (SO-14) 16-pin (SOL-16) (Copper Leadframe) 20-pin (SOL-20) 24-pin (SOL-24)		3.9mm (0.15")	D	DH1	124/37	0.500	Still air	Device soldered to Philips glass epoxy test board (1.12" × 0.75" × 0.059") with 0.008 – 0.009" stand-off. Accuracy: ±15%	
		Body width	D	DJ1	113/36	2,500			
		7.5mm (0.30") Body width	D	DL2	. 90/28	5.000	at room temperature	Device soldered to Philips glass epoxy test board (1.58" × 0.75" × 0.059") with 0.008 – 0.009" stand-off. Accuracy: ±15%	
			D	DN2	76/26	5,000			
DiP ² (DiP-1) (Copper Leadframe) 20-pin (DiP-2) 24-pin SLIM I	14-pin (DIP-14)		N	NH1	89744	0.500	2,500 SWI air at room temperature	Device in Textool ZIF socket with 0.040", stand-off. Accuracy: ±15%	
	16-pin (DIP-16)	0.300" Lead row canters	N	NJ1	86/43	2,500			
	20-pin (DIP-20)		N	NL1	74/32			Device in Textool ZIF socket with 0.040", stand-off. Accuracy: ± 15%	
	24-pin SLIM DIP (DIP-24)		N	NN1	65/36				


NOTES:

- 1. SO = Small Outline
- 2. DIP Dual-In-Line Package


14-PIN PLASTIC SO




16-PIN PLASTIC SO




20-PIN PLASTIC SOL




24-PIN PLASTIC SOL




14-PIN PLASTIC DIP




16-PIN PLASTIC DIP



20-PIN PLASTIC PDIP



24-PIN PLASTIC PDIP



		,	
	٠		












NOTES





NOTES



The Philips Components technical handbook system... a comprehensive data library

The Philips Components handbook is made up of four sets of Books, each comprising several parts:-

Book 1 (light blue)

Semiconductor devices

Book 2 (orange)

Electronic tubes

Book 3 (green)

Components, materials and assemblies

Book 4 (dark blue)

Integrated circuits

Most of the devices for which full data is given in these books are those around which we would recommend equipment to be designed. Where appropriate, other types no longer recommended for new equipment designs but generally available for equipment production, are listed separately. Data sheets for these types may be obtained on request.

The current Philips Components Quick Reference Guide should always be consulted for details of our preferred range.

The data contained in these books is as accurate and up to date as possible at the time of going to press. It must be understood, however, that no guarantee can be given on the availability of the various devices, or that their specifications may not be changed before the next edition is published.

Each part is reviewed regularly, revised and re-issued where necessary. Requests for copies of the Quick Reference Guide and individual data sheets (please quote the type number) should be sent to:-

Technical Publications Department, Philips Components Limited, New Road, Mitcham, Surrey CR4 4XY. Telex 22194.

Prices and availability information for our products can be obtained from Mullard House, or from one of our Distributors listed on the back cover.

The Philips Components D

For the equipment designer, technical information on electronic components is vital. Philips Components market the widest range of components in the U.K., supported by a comprehensive information service – the Philips Components Data Base. Brief details are given here. For further information and an order form, please write to:-

The Technical
Publications Department,
Philips Components Limited,
New Road, Mitcham,
Surrey, CR4 4XY.

Regular Publications

Philips Components News

A must for designers, this bimonthly, newspaper-style publication briefly describes new components and offers further information on subjects of interest.

Consumer Electronics
A review, in newspaper style. It contains articles and features of interest to those in the consumer electronics industry, with emphasis on television technology and allied subjects.

Technical Publications, Brochures, Leaflets and Catalogues

We publish hundreds of publications on components and their applications. Make sure your name is on the mailing list for Philips Components News, which describes and offers new publications.

All our publications can be ordered directly via Prestel. The Philips Components Data Base begins on page 556201.

a Base

Electronic Components and Applications

A quarterly technical journal covering, in depth, developments in electronics based on the work of our laboratories. Please ask for a sample copy and subscription form.

Quick Reference Guide

All products marketed by Philips Components are listed alphanumerically and described briefly in our Quick Reference Guide.

Technical Data Service

This service provides detailed, up-to-date information on the characteristics and performance of our components. Subscribers to any or all of the four handbook sections receive all relevant handbooks. loose-leaf binders, monthly mailings of new data sheets, and new handbook parts as they are published. For those not wishing to subscribe to the Data Service, handbook parts can be purchased individually. Individual data sheets are available free-of-charge, and can be obtained by quoting the type number.





PHILIPS

Philips Components technical handbook

Book 4 Integrated circuits

Book 4 consists of the following parts:

	, , , , , , , , , , , , , , , , , , ,
Part 1	Radio, audio and associated systems: bipolar, MOS
Part 2	Television, video and associated systems: bipolar, MOS
Part 3	ICs for telecom: Subscriber sets, Cordless telephones
Part 4	CMOS logic 4000 series
Part 5	High-speed CMOS logic HC/HCT family
Part 5	Supplement High-speed CMOS Designer's Guide and Applications Handbook
Part IC05	Advanced Low-power Schottky (ALS) logic series
Part 6	Linear products
Part 6	Supplement Linear products

Part 7 Memories: MOS, TTL, ECL

Part IC07 Advanced CMOS Logic (ACL)

TTL digital ICs Part 8

FAST TTL digital ICs Part 8a

Part 8a Supplement FAST TTL digital ICs

Part 9a Microprocessors and peripherals

I²C-bus compatible ICs Part 12

ASIC Programmable Logic Devices (PLD) Part 13

Part 14 Microcontrollers

Part 17 ICs for telecom: Radio pagers, Mobile telephones, ISDN

Part 19 Data communication products